OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [atomic-memory-2.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 isa>=2 -mabi=32" } */
3
/* { dg-final { scan-assembler "addiu" } } */
4
/* { dg-final { scan-assembler-not "subu" } } */
5
 
6
NOMIPS16 unsigned long
7
f(unsigned long *p)
8
{
9
    return __sync_fetch_and_sub (p, 5);
10
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.