OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [branch-8.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "-mabicalls -mshared -mabi=32" } */
2
/* { dg-final { scan-assembler-not "(\\\$28|cpload|cprestore)" } } */
3
/* { dg-final { scan-assembler-not "\tjr\t\\\$1\n" } } */
4
 
5
#include "branch-helper.h"
6
 
7
NOMIPS16 void
8
foo (void (*bar) (void), volatile int *x)
9
{
10
  bar ();
11
  if (__builtin_expect (*x == 0, 1))
12
    OCCUPY_0x1fff8;
13
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.