OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [branch-9.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "-mabicalls -mshared -mabi=32" } */
2
/* { dg-final { scan-assembler "\t\\.cpload\t\\\$25\n" } } */
3
/* { dg-final { scan-assembler "\t\\.cprestore\t16\n" } } */
4
/* { dg-final { scan-assembler "\tlw\t\\\$1,16\\(\\\$fp\\)\n" } } */
5
/* { dg-final { scan-assembler "\tlw\t\\\$1,%got\\(\[^)\]*\\)\\(\\\$1\\)\n" } } */
6
/* { dg-final { scan-assembler "\taddiu\t\\\$1,\\\$1,%lo\\(\[^)\]*\\)\n" } } */
7
/* { dg-final { scan-assembler "\tjr\t\\\$1\n" } } */
8
/* { dg-final { scan-assembler-not "\tlw\t\\\$28,16\\(\\\$sp\\)\n" } } */
9
 
10
#include "branch-helper.h"
11
 
12
NOMIPS16 void
13
foo (void (*bar) (void), volatile int *x)
14
{
15
  bar ();
16
  if (__builtin_expect (*x == 0, 1))
17
    OCCUPY_0x1fffc;
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.