OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [cache-1.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "-O2 isa>=3" } */
2
 
3
NOMIPS16 void
4
f1 (int *area)
5
{
6
  __builtin_mips_cache (20, area);
7
}
8
 
9
NOMIPS16 void
10
f2 (const short *area)
11
{
12
  __builtin_mips_cache (24, area + 10);
13
}
14
 
15
NOMIPS16 void
16
f3 (volatile unsigned int *area, int offset)
17
{
18
  __builtin_mips_cache (0, area + offset);
19
}
20
 
21
NOMIPS16 void
22
f4 (const volatile unsigned char *area)
23
{
24
  __builtin_mips_cache (4, area - 80);
25
}
26
 
27
/* { dg-final { scan-assembler "\tcache\t0x14,0\\(\\\$4\\)" } } */
28
/* { dg-final { scan-assembler "\tcache\t0x18,20\\(\\\$4\\)" } } */
29
/* { dg-final { scan-assembler "\tcache\t0x0,0\\(\\\$.\\)" } } */
30
/* { dg-final { scan-assembler "\tcache\t0x4,-80\\(\\\$4\\)" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.