OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [dmult-1.c] - Blame information for rev 328

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "forbid_cpu=octeon -mgp64" } */
2
/* { dg-final { scan-assembler "\tdmult\t" } } */
3
/* { dg-final { scan-assembler "\tmflo\t" } } */
4
/* { dg-final { scan-assembler-not "\tdmul\t" } } */
5
 
6
long long
7
f (long long a, long long b)
8
{
9
  return a * b;
10
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.