OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [dspr2-MULT.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* Test MIPS32 DSP REV 2 MULT instruction.  Tune for a CPU that has
2
   pipelined mult.  */
3
/* { dg-do compile } */
4
/* { dg-options "-mgp32 -mdspr2 -O2 -ffixed-hi -ffixed-lo -mtune=74kc" } */
5
 
6
/* { dg-final { scan-assembler "\tmult\t" } } */
7
/* { dg-final { scan-assembler "ac1" } } */
8
/* { dg-final { scan-assembler "ac2" } } */
9
 
10
typedef long long a64;
11
 
12
NOMIPS16 a64 test (a64 *a, int *b, int *c)
13
{
14
  a[0] = (a64) b[0] * c[0];
15
  a[1] = (a64) b[1] * c[1];
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.