OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [ext-5.c] - Blame information for rev 378

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* For MIPS32r2 use EXT when ANDing with low-order bitmasks.  */
2
/* { dg-do compile } */
3
/* { dg-options "-O isa_rev>=2" } */
4
/* { dg-final { scan-assembler "\text\t" } } */
5
/* { dg-final { scan-assembler-not "\tandi?\t" } } */
6
 
7
NOMIPS16 unsigned
8
f (unsigned i)
9
{
10
  return i & 0x7ffffff;
11
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.