URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [ext-5.c] - Blame information for rev 321

Details | Compare with Previous | View Log


/* For MIPS32r2 use EXT when ANDing with low-order bitmasks.  */
/* { dg-do compile } */
/* { dg-options "-O isa_rev>=2" } */
/* { dg-final { scan-assembler "\text\t" } } */
/* { dg-final { scan-assembler-not "\tandi?\t" } } */
 
NOMIPS16 unsigned
f (unsigned i)
{
  return i & 0x7ffffff;
}

Line No.	Rev	Author	Line
1	321	jeremybenn	`/* For MIPS32r2 use EXT when ANDing with low-order bitmasks. */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-O isa_rev>=2" } */`
4			`/* { dg-final { scan-assembler "\text\t" } } */`
5			`/* { dg-final { scan-assembler-not "\tandi?\t" } } */`
6
7			`NOMIPS16 unsigned`
8			`f (unsigned i)`
9			`{`
10			`return i & 0x7ffffff;`
11			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [ext-5.c] - Blame information for rev 321