URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [ext-8.c] - Blame information for rev 321

Details | Compare with Previous | View Log


/* Also make sure we don't use ext for MIPS*r1.  */
/* { dg-do compile } */
/* { dg-options "-O isa_rev<=1" } */
/* { dg-final { scan-assembler "\tand\t" } } */
/* { dg-final { scan-assembler-not "\td?ext\t" } } */
 
unsigned
f (unsigned i)
{
  return i & 0x7fffff;
}

Line No.	Rev	Author	Line
1	321	jeremybenn	`/* Also make sure we don't use ext for MIPSr1. /`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-O isa_rev<=1" } */`
4			`/* { dg-final { scan-assembler "\tand\t" } } */`
5			`/* { dg-final { scan-assembler-not "\td?ext\t" } } */`
6
7			`unsigned`
8			`f (unsigned i)`
9			`{`
10			`return i & 0x7fffff;`
11			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [ext-8.c] - Blame information for rev 321