OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [fix-vr4130-4.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-march=vr4130 -mgp64 -mfix-vr4130" } */
3
NOMIPS16 long long
4
foo (void)
5
{
6
  long long r;
7
  asm ("# foo" : "=l" (r));
8
  return r;
9
}
10
/* { dg-final { scan-assembler "\tdmacc\t" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.