OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [loongson-muldiv-1.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "-O2 isa=loongson" } */
2
 
3
typedef int st;
4
typedef unsigned int ut;
5
 
6
NOMIPS16 st smul (st x, st y) { return x * y; }
7
NOMIPS16 st sdiv (st x, st y) { return x / y + x % y; }
8
 
9
NOMIPS16 ut umul (ut x, ut y) { return x * y; }
10
NOMIPS16 ut udiv (ut x, ut y) { return x / y + x % y; }
11
 
12
/* { dg-final { scan-assembler-times "\tmultu.g\t" 2 } } */
13
/* { dg-final { scan-assembler-times "\tdivu.g\t" 1 } } */
14
/* { dg-final { scan-assembler-times "\tmodu.g\t" 1 } } */
15
/* { dg-final { scan-assembler-times "\tdiv.g\t" 1 } } */
16
/* { dg-final { scan-assembler-times "\tmod.g\t" 1 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.