OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mips32-dsp-type.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* Test MIPS32 DSP instructions */
2
/* { dg-do compile } */
3
/* { dg-options "-mdsp" } */
4
/* { dg-final { scan-assembler "addq.ph" } } */
5
/* { dg-final { scan-assembler "addu.qb" } } */
6
/* { dg-final { scan-assembler "subq.ph" } } */
7
/* { dg-final { scan-assembler "subu.qb" } } */
8
 
9
typedef char v4qi __attribute__ ((vector_size(4)));
10
typedef short v2hi __attribute__ ((vector_size(4)));
11
 
12
NOMIPS16 v2hi add_v2hi (v2hi a, v2hi b)
13
{
14
  return a + b;
15
}
16
 
17
NOMIPS16 v4qi add_v4qi (v4qi a, v4qi b)
18
{
19
  return a + b;
20
}
21
 
22
NOMIPS16 v2hi sub_v2hi (v2hi a, v2hi b)
23
{
24
  return a - b;
25
}
26
 
27
NOMIPS16 v4qi sub_v4qi (v4qi a, v4qi b)
28
{
29
  return a - b;
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.