OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [msub-6.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "-O2 -march=5kc" } */
2
/* { dg-final { scan-assembler-not "\tmsub\t" } } */
3
/* { dg-final { scan-assembler "\tmul\t" } } */
4
/* { dg-final { scan-assembler "\tsubu\t" } } */
5
 
6
NOMIPS16 void f1 (int *a) { a[0] = a[0] - a[1] * a[2]; }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.