OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [msub-7.c] - Blame information for rev 378

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* -mlong32 added because of PR target/38598.  */
2
/* { dg-options "-O2 -march=5kc -mlong32" } */
3
/* { dg-final { scan-assembler-not "\tmul\t" } } */
4
/* { dg-final { scan-assembler "\tmsub\t" } } */
5
 
6
NOMIPS16 int
7
f1 (int *a, int *b, int n)
8
{
9
  int x, i;
10
 
11
  x = 100;
12
  for (i = 0; i < n; i++)
13
    x -= a[i] * b[i];
14
  return x;
15
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.