URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-3.c] - Blame information for rev 324

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-options "-O2 -mr10k-cache-barrier=store -mno-abicalls" } */
 
/* Test that in-range stores to the frame are not protected by
   cache barriers.  */
 
void bar (int *x);
 
NOMIPS16 void
foo (int v)
{
  int x[0x100000];
  bar (x);
  x[0x20] = v;
  bar (x);
}
 
/* { dg-final { scan-assembler-not "\tcache\t" } } */

Line No.	Rev	Author	Line
1	321	jeremybenn	`/* { dg-options "-O2 -mr10k-cache-barrier=store -mno-abicalls" } */`
2
3			`/* Test that in-range stores to the frame are not protected by`
4			`cache barriers. */`
5
6			`void bar (int *x);`
7
8			`NOMIPS16 void`
9			`foo (int v)`
10			`{`
11			`int x[0x100000];`
12			`bar (x);`
13			`x[0x20] = v;`
14			`bar (x);`
15			`}`
16
17			`/* { dg-final { scan-assembler-not "\tcache\t" } } */`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-3.c] - Blame information for rev 324