OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-6.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "-O2 -mr10k-cache-barrier=store -mabi=64" } */
2
 
3
int x[4];
4
void bar (void);
5
 
6
/* Test that out-of-range stores to static objects are protected by a
7
   cache barrier.  */
8
 
9
NOMIPS16 void
10
foo (int n)
11
{
12
  while (n--)
13
    {
14
      x[4] = 1;
15
      bar ();
16
    }
17
}
18
 
19
/* { dg-final { scan-assembler "\tcache\t" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.