URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [save-restore-5.c] - Blame information for rev 321

Line No.	Rev	Author	Line
1	321	jeremybenn	`/* Check that we don't try to save the same register twice. */`
2			`/* { dg-options "(-mips16) isa_rev>=1 -mgp32 -O2" } */`
3
4			`int bar (int, int, int, int);`
5			`void frob (void);`
6
7			`MIPS16 void`
8			`foo (int a1, int a2, int a3, int a4)`
9			`{`
10			`asm volatile ("" ::: "$2", "$3", "$4", "$5", "$6", "$7", "$8",`
11			`"$9", "$10", "$11", "$12", "$13", "$14", "$15", "$16",`
12			`"$18", "$19", "$20", "$21", "$22", "$23", "$24",`
13			`"$25", "$30", "$31", "memory");`
14			`__builtin_eh_return (bar (a1, a2, a3, a4), frob);`
15			`}`