OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [scc-3.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-options "(-mips16) -O -mabi=o64" } */
2
 
3
/* { dg-final { scan-assembler-not "and\t\|andi\t\|ext\t\|sll\t\|srl\t" } } */
4
/* { dg-final { scan-assembler-times "slt\t\|slti?u\t" 8 } } */
5
 
6
 
7
#define TEST(N, LHS, REL, RHS) \
8
  MIPS16 long long w##N (int a, int b) {return LHS REL RHS;} \
9
  MIPS16 int n##N (long long a, long long b) {return LHS REL RHS;} \
10
 
11
TEST (eq, a, ==, 0);
12
 
13
TEST (gt, a, >, b);
14
 
15
TEST (lt, a, <, b);
16
TEST (le, a, <=, 11);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.