OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [scc-4.c] - Blame information for rev 321

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -mabi=o64" } */
3
 
4
/* { dg-final { scan-assembler "slt\t" } } */
5
/* { dg-final { scan-assembler "sltu\t\|xor\t\|xori\t" } } */
6
 
7
/* This test should work both in mips16 and non-mips16 mode.  */
8
 
9
int
10
f (long long a, long long b)
11
{
12
  return a > 5;
13
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.