URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [20040622-1.c] - Blame information for rev 322

Details | Compare with Previous | View Log


/* { dg-options "-Os -mlong-double-128" } */
/* { dg-do compile { target { { rs6000-*-* } || { powerpc*-*-* && lp64 } } } } */
/* Make sure compiler doesn't generate [reg+reg] address mode
   for long doubles. */
union arg {
  int intarg;
  long double longdoublearg;
};
long double d;
int va(int n, union arg **argtable)
{
  (*argtable)[n].longdoublearg = d;
}

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-options "-Os -mlong-double-128" } */`
2			`/* { dg-do compile { target { { rs6000-- } \|\| { powerpc--* && lp64 } } } } */`
3			`/* Make sure compiler doesn't generate [reg+reg] address mode`
4			`for long doubles. */`
5			`union arg {`
6			`int intarg;`
7			`long double longdoublearg;`
8			`};`
9			`long double d;`
10			`int va(int n, union arg **argtable)`
11			`{`
12			`(*argtable)[n].longdoublearg = d;`
13			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [20040622-1.c] - Blame information for rev 322