OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [20050603-3.c] - Blame information for rev 322

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 322 jeremybenn
/* { dg-do compile { target { ilp32 } } } */
2
/* { dg-options "-O2" } */
3
struct Q
4
{
5
  long x:20;
6
  long y:4;
7
  long z:8;
8
}b;
9
/* This should generate a single rl[w]imi. */
10
void rotins (unsigned int x)
11
{
12
  b.y = (x<<12) | (x>>20);
13
}
14
 
15
/* { dg-final { scan-assembler-not "inm" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.