OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [indexed-addr.c] - Blame information for rev 378

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 322 jeremybenn
/* { dg-do compile { target { powerpc*-*-* } } } */
2
/* { dg-options "-O2" } */
3
 
4
/* { dg-final { scan-assembler "3,\.*3,\.*4" } }
5
 
6
/* Ensure that indexed address are output with base address in rA position
7
   and index in rB position.  */
8
 
9
char
10
do_one (char *base, unsigned long offset)
11
{
12
  return base[offset];
13
}
14
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.