URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [spe1.c] - Blame information for rev 322

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single -O0" } */
/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } { "*" } { "" } } */
 
/* (Test with -O0 so we don't optimize any of them away).  */
 
 
typedef float __attribute__((vector_size(8))) __ev64_fs__;
 
__ev64_opaque__ Foo (void);
 
void Bar ()
{
  __ev64_fs__ fs = Foo ();
}

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-mcpu=8540 -mspe -mabi=spe -mfloat-gprs=single -O0" } */`
3			`/* { dg-skip-if "not an SPE target" { ! powerpc_spe_nocache } { "" } { "" } } /`
4
5			`/* (Test with -O0 so we don't optimize any of them away). */`
6
7
8			`typedef float __attribute__((vector_size(8))) __ev64_fs__;`
9
10			`__ev64_opaque__ Foo (void);`
11
12			`void Bar ()`
13			`{`
14			`__ev64_fs__ fs = Foo ();`
15			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [spe1.c] - Blame information for rev 322