OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [20020116-2.c] - Blame information for rev 329

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 326 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-mcpu=supersparc" } */
3
 
4
/* This testcase ICEd on sparc64 because -mcpu=supersparc and implicit
5
   -m64 resulted in MASK_V8 and MASK_V9 to be set at the same time.  */
6
 
7
void bar (long *x, long *y);
8
 
9
void foo (int x, long *y, long *z)
10
{
11
  int i;
12
 
13
  for (i = x - 1; i >= 0; i--)
14
    {
15
      bar (z + i * 3 + 1, y);
16
      bar (z + i * 3 + 2, y);
17
    }
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.