OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fnot.c] - Blame information for rev 326

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 326 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -mcpu=ultrasparc -mvis" } */
3
typedef unsigned char vec8 __attribute__((vector_size(8)));
4
typedef short vec16 __attribute__((vector_size(8)));
5
typedef int vec32 __attribute__((vector_size(8)));
6
 
7
extern vec8 foo1_8(void);
8
extern void foo2_8(vec8);
9
 
10
vec8 fun8(void)
11
{
12
  return ~foo1_8 ();
13
}
14
 
15
#ifndef __LP64__
16
/* Test the 32-bit splitter. */
17
vec8 fun8_2(vec8 a)
18
{
19
  foo2_8 (~a);
20
}
21
#endif
22
 
23
extern vec16 foo1_16(void);
24
extern void foo2_16(vec16);
25
 
26
 
27
vec16 fun16(void)
28
{
29
  return ~foo1_16 ();
30
}
31
 
32
#ifndef __LP64__
33
/* Test the 32-bit splitter. */
34
vec16 fun16_2(vec16 a)
35
{
36
  foo2_16 (~a);
37
}
38
#endif
39
 
40
extern vec32 foo1_32(void);
41
extern void foo2_32(vec32);
42
 
43
vec32 fun32(void)
44
{
45
  return ~foo1_32 ();
46
}
47
 
48
#ifndef __LP64__
49
/* Test the 32-bit splitter. */
50
vec32 fun32_2(vec32 a)
51
{
52
  foo2_32 (~a);
53
}
54
#endif
55
 
56
/* { dg-final { scan-assembler-times "fnot1\t%" 3 } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.