OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fpack32.c] - Blame information for rev 326

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 326 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-mcpu=ultrasparc -mvis" } */
3
typedef int vec32 __attribute__((vector_size(8)));
4
typedef unsigned char vec8 __attribute__((vector_size(8)));
5
 
6
vec8 foo (vec32 a, vec8 b) {
7
  return __builtin_vis_fpack32 (a, b);
8
}
9
 
10
/* { dg-final { scan-assembler "fpack32\t%" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.