URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fpsub16s.c] - Blame information for rev 326

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O -mcpu=ultrasparc -mvis" } */
typedef short vec16 __attribute__((vector_size(4)));
 
vec16 foo(vec16 a, vec16 b)
{
  return a - b;
}
 
/* { dg-final { scan-assembler "fpsub16s\t%" } } */

Line No.	Rev	Author	Line
1	326	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O -mcpu=ultrasparc -mvis" } */`
3			`typedef short vec16 __attribute__((vector_size(4)));`
4
5			`vec16 foo(vec16 a, vec16 b)`
6			`{`
7			`return a - b;`
8			`}`
9
10			`/* { dg-final { scan-assembler "fpsub16s\t%" } } */`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [fpsub16s.c] - Blame information for rev 326