URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [sparc-reg-1.c] - Blame information for rev 326


/* PR middle-end/20263 */
 
/* { dg-do assemble } */
/* { dg-options "" } */
 
register void *tp __asm__("%g7");
 
void set_tp(void)
{
  tp = 0;
}