OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [bfd/] [doc/] [archures.texi] - Blame information for rev 252

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
@section Architectures
2
BFD keeps one atom in a BFD describing the
3
architecture of the data attached to the BFD: a pointer to a
4
@code{bfd_arch_info_type}.
5
 
6
Pointers to structures can be requested independently of a BFD
7
so that an architecture's information can be interrogated
8
without access to an open BFD.
9
 
10
The architecture information is provided by each architecture package.
11
The set of default architectures is selected by the macro
12
@code{SELECT_ARCHITECTURES}.  This is normally set up in the
13
@file{config/@var{target}.mt} file of your choice.  If the name is not
14
defined, then all the architectures supported are included.
15
 
16
When BFD starts up, all the architectures are called with an
17
initialize method.  It is up to the architecture back end to
18
insert as many items into the list of architectures as it wants to;
19
generally this would be one for each machine and one for the
20
default case (an item with a machine field of 0).
21
 
22
BFD's idea of an architecture is implemented in @file{archures.c}.
23
 
24
@subsection bfd_architecture
25
 
26
 
27
@strong{Description}@*
28
This enum gives the object file's CPU architecture, in a
29
global sense---i.e., what processor family does it belong to?
30
Another field indicates which processor within
31
the family is in use.  The machine gives a number which
32
distinguishes different versions of the architecture,
33
containing, for example, 2 and 3 for Intel i960 KA and i960 KB,
34
and 68020 and 68030 for Motorola 68020 and 68030.
35
@example
36
enum bfd_architecture
37
@{
38
  bfd_arch_unknown,   /* File arch not known.  */
39
  bfd_arch_obscure,   /* Arch known, not one of these.  */
40
  bfd_arch_m68k,      /* Motorola 68xxx */
41
#define bfd_mach_m68000 1
42
#define bfd_mach_m68008 2
43
#define bfd_mach_m68010 3
44
#define bfd_mach_m68020 4
45
#define bfd_mach_m68030 5
46
#define bfd_mach_m68040 6
47
#define bfd_mach_m68060 7
48
#define bfd_mach_cpu32  8
49
#define bfd_mach_fido   9
50
#define bfd_mach_mcf_isa_a_nodiv 10
51
#define bfd_mach_mcf_isa_a 11
52
#define bfd_mach_mcf_isa_a_mac 12
53
#define bfd_mach_mcf_isa_a_emac 13
54
#define bfd_mach_mcf_isa_aplus 14
55
#define bfd_mach_mcf_isa_aplus_mac 15
56
#define bfd_mach_mcf_isa_aplus_emac 16
57
#define bfd_mach_mcf_isa_b_nousp 17
58
#define bfd_mach_mcf_isa_b_nousp_mac 18
59
#define bfd_mach_mcf_isa_b_nousp_emac 19
60
#define bfd_mach_mcf_isa_b 20
61
#define bfd_mach_mcf_isa_b_mac 21
62
#define bfd_mach_mcf_isa_b_emac 22
63
#define bfd_mach_mcf_isa_b_float 23
64
#define bfd_mach_mcf_isa_b_float_mac 24
65
#define bfd_mach_mcf_isa_b_float_emac 25
66
#define bfd_mach_mcf_isa_c 26
67
#define bfd_mach_mcf_isa_c_mac 27
68
#define bfd_mach_mcf_isa_c_emac 28
69
#define bfd_mach_mcf_isa_c_nodiv 29
70
#define bfd_mach_mcf_isa_c_nodiv_mac 30
71
#define bfd_mach_mcf_isa_c_nodiv_emac 31
72
  bfd_arch_vax,       /* DEC Vax */
73
  bfd_arch_i960,      /* Intel 960 */
74
    /* The order of the following is important.
75
       lower number indicates a machine type that
76
       only accepts a subset of the instructions
77
       available to machines with higher numbers.
78
       The exception is the "ca", which is
79
       incompatible with all other machines except
80
       "core".  */
81
 
82
#define bfd_mach_i960_core      1
83
#define bfd_mach_i960_ka_sa     2
84
#define bfd_mach_i960_kb_sb     3
85
#define bfd_mach_i960_mc        4
86
#define bfd_mach_i960_xa        5
87
#define bfd_mach_i960_ca        6
88
#define bfd_mach_i960_jx        7
89
#define bfd_mach_i960_hx        8
90
 
91
  bfd_arch_or32,      /* OpenRISC 32 */
92
 
93
  bfd_arch_sparc,     /* SPARC */
94
#define bfd_mach_sparc                 1
95
/* The difference between v8plus and v9 is that v9 is a true 64 bit env.  */
96
#define bfd_mach_sparc_sparclet        2
97
#define bfd_mach_sparc_sparclite       3
98
#define bfd_mach_sparc_v8plus          4
99
#define bfd_mach_sparc_v8plusa         5 /* with ultrasparc add'ns.  */
100
#define bfd_mach_sparc_sparclite_le    6
101
#define bfd_mach_sparc_v9              7
102
#define bfd_mach_sparc_v9a             8 /* with ultrasparc add'ns.  */
103
#define bfd_mach_sparc_v8plusb         9 /* with cheetah add'ns.  */
104
#define bfd_mach_sparc_v9b             10 /* with cheetah add'ns.  */
105
/* Nonzero if MACH has the v9 instruction set.  */
106
#define bfd_mach_sparc_v9_p(mach) \
107
  ((mach) >= bfd_mach_sparc_v8plus && (mach) <= bfd_mach_sparc_v9b \
108
   && (mach) != bfd_mach_sparc_sparclite_le)
109
/* Nonzero if MACH is a 64 bit sparc architecture.  */
110
#define bfd_mach_sparc_64bit_p(mach) \
111
  ((mach) >= bfd_mach_sparc_v9 && (mach) != bfd_mach_sparc_v8plusb)
112
  bfd_arch_spu,       /* PowerPC SPU */
113
#define bfd_mach_spu           256
114
  bfd_arch_mips,      /* MIPS Rxxxx */
115
#define bfd_mach_mips3000              3000
116
#define bfd_mach_mips3900              3900
117
#define bfd_mach_mips4000              4000
118
#define bfd_mach_mips4010              4010
119
#define bfd_mach_mips4100              4100
120
#define bfd_mach_mips4111              4111
121
#define bfd_mach_mips4120              4120
122
#define bfd_mach_mips4300              4300
123
#define bfd_mach_mips4400              4400
124
#define bfd_mach_mips4600              4600
125
#define bfd_mach_mips4650              4650
126
#define bfd_mach_mips5000              5000
127
#define bfd_mach_mips5400              5400
128
#define bfd_mach_mips5500              5500
129
#define bfd_mach_mips6000              6000
130
#define bfd_mach_mips7000              7000
131
#define bfd_mach_mips8000              8000
132
#define bfd_mach_mips9000              9000
133
#define bfd_mach_mips10000             10000
134
#define bfd_mach_mips12000             12000
135 225 jeremybenn
#define bfd_mach_mips14000             14000
136
#define bfd_mach_mips16000             16000
137 24 jeremybenn
#define bfd_mach_mips16                16
138
#define bfd_mach_mips5                 5
139
#define bfd_mach_mips_loongson_2e      3001
140
#define bfd_mach_mips_loongson_2f      3002
141
#define bfd_mach_mips_sb1              12310201 /* octal 'SB', 01 */
142
#define bfd_mach_mips_octeon           6501
143 225 jeremybenn
#define bfd_mach_mips_xlr              887682   /* decimal 'XLR'  */
144 24 jeremybenn
#define bfd_mach_mipsisa32             32
145
#define bfd_mach_mipsisa32r2           33
146
#define bfd_mach_mipsisa64             64
147
#define bfd_mach_mipsisa64r2           65
148
  bfd_arch_i386,      /* Intel 386 */
149
#define bfd_mach_i386_i386 1
150
#define bfd_mach_i386_i8086 2
151
#define bfd_mach_i386_i386_intel_syntax 3
152
#define bfd_mach_x86_64 64
153
#define bfd_mach_x86_64_intel_syntax 65
154 225 jeremybenn
  bfd_arch_l1om,   /* Intel L1OM */
155
#define bfd_mach_l1om 66
156
#define bfd_mach_l1om_intel_syntax 67
157 24 jeremybenn
  bfd_arch_we32k,     /* AT&T WE32xxx */
158
  bfd_arch_tahoe,     /* CCI/Harris Tahoe */
159
  bfd_arch_i860,      /* Intel 860 */
160
  bfd_arch_i370,      /* IBM 360/370 Mainframes */
161
  bfd_arch_romp,      /* IBM ROMP PC/RT */
162
  bfd_arch_convex,    /* Convex */
163
  bfd_arch_m88k,      /* Motorola 88xxx */
164
  bfd_arch_m98k,      /* Motorola 98xxx */
165
  bfd_arch_pyramid,   /* Pyramid Technology */
166
  bfd_arch_h8300,     /* Renesas H8/300 (formerly Hitachi H8/300) */
167
#define bfd_mach_h8300    1
168
#define bfd_mach_h8300h   2
169
#define bfd_mach_h8300s   3
170
#define bfd_mach_h8300hn  4
171
#define bfd_mach_h8300sn  5
172
#define bfd_mach_h8300sx  6
173
#define bfd_mach_h8300sxn 7
174
  bfd_arch_pdp11,     /* DEC PDP-11 */
175 225 jeremybenn
  bfd_arch_plugin,
176 24 jeremybenn
  bfd_arch_powerpc,   /* PowerPC */
177
#define bfd_mach_ppc           32
178
#define bfd_mach_ppc64         64
179
#define bfd_mach_ppc_403       403
180
#define bfd_mach_ppc_403gc     4030
181 225 jeremybenn
#define bfd_mach_ppc_405       405
182 24 jeremybenn
#define bfd_mach_ppc_505       505
183
#define bfd_mach_ppc_601       601
184
#define bfd_mach_ppc_602       602
185
#define bfd_mach_ppc_603       603
186
#define bfd_mach_ppc_ec603e    6031
187
#define bfd_mach_ppc_604       604
188
#define bfd_mach_ppc_620       620
189
#define bfd_mach_ppc_630       630
190
#define bfd_mach_ppc_750       750
191
#define bfd_mach_ppc_860       860
192
#define bfd_mach_ppc_a35       35
193
#define bfd_mach_ppc_rs64ii    642
194
#define bfd_mach_ppc_rs64iii   643
195
#define bfd_mach_ppc_7400      7400
196
#define bfd_mach_ppc_e500      500
197 225 jeremybenn
#define bfd_mach_ppc_e500mc    5001
198 24 jeremybenn
  bfd_arch_rs6000,    /* IBM RS/6000 */
199
#define bfd_mach_rs6k          6000
200
#define bfd_mach_rs6k_rs1      6001
201
#define bfd_mach_rs6k_rsc      6003
202
#define bfd_mach_rs6k_rs2      6002
203
  bfd_arch_hppa,      /* HP PA RISC */
204
#define bfd_mach_hppa10        10
205
#define bfd_mach_hppa11        11
206
#define bfd_mach_hppa20        20
207
#define bfd_mach_hppa20w       25
208
  bfd_arch_d10v,      /* Mitsubishi D10V */
209
#define bfd_mach_d10v          1
210
#define bfd_mach_d10v_ts2      2
211
#define bfd_mach_d10v_ts3      3
212
  bfd_arch_d30v,      /* Mitsubishi D30V */
213
  bfd_arch_dlx,       /* DLX */
214
  bfd_arch_m68hc11,   /* Motorola 68HC11 */
215
  bfd_arch_m68hc12,   /* Motorola 68HC12 */
216
#define bfd_mach_m6812_default 0
217
#define bfd_mach_m6812         1
218
#define bfd_mach_m6812s        2
219
  bfd_arch_z8k,       /* Zilog Z8000 */
220
#define bfd_mach_z8001         1
221
#define bfd_mach_z8002         2
222
  bfd_arch_h8500,     /* Renesas H8/500 (formerly Hitachi H8/500) */
223
  bfd_arch_sh,        /* Renesas / SuperH SH (formerly Hitachi SH) */
224
#define bfd_mach_sh            1
225
#define bfd_mach_sh2        0x20
226
#define bfd_mach_sh_dsp     0x2d
227
#define bfd_mach_sh2a       0x2a
228
#define bfd_mach_sh2a_nofpu 0x2b
229
#define bfd_mach_sh2a_nofpu_or_sh4_nommu_nofpu 0x2a1
230
#define bfd_mach_sh2a_nofpu_or_sh3_nommu 0x2a2
231
#define bfd_mach_sh2a_or_sh4  0x2a3
232
#define bfd_mach_sh2a_or_sh3e 0x2a4
233
#define bfd_mach_sh2e       0x2e
234
#define bfd_mach_sh3        0x30
235
#define bfd_mach_sh3_nommu  0x31
236
#define bfd_mach_sh3_dsp    0x3d
237
#define bfd_mach_sh3e       0x3e
238
#define bfd_mach_sh4        0x40
239
#define bfd_mach_sh4_nofpu  0x41
240
#define bfd_mach_sh4_nommu_nofpu  0x42
241
#define bfd_mach_sh4a       0x4a
242
#define bfd_mach_sh4a_nofpu 0x4b
243
#define bfd_mach_sh4al_dsp  0x4d
244
#define bfd_mach_sh5        0x50
245
  bfd_arch_alpha,     /* Dec Alpha */
246
#define bfd_mach_alpha_ev4  0x10
247
#define bfd_mach_alpha_ev5  0x20
248
#define bfd_mach_alpha_ev6  0x30
249
  bfd_arch_arm,       /* Advanced Risc Machines ARM.  */
250
#define bfd_mach_arm_unknown   0
251
#define bfd_mach_arm_2         1
252
#define bfd_mach_arm_2a        2
253
#define bfd_mach_arm_3         3
254
#define bfd_mach_arm_3M        4
255
#define bfd_mach_arm_4         5
256
#define bfd_mach_arm_4T        6
257
#define bfd_mach_arm_5         7
258
#define bfd_mach_arm_5T        8
259
#define bfd_mach_arm_5TE       9
260
#define bfd_mach_arm_XScale    10
261
#define bfd_mach_arm_ep9312    11
262
#define bfd_mach_arm_iWMMXt    12
263
#define bfd_mach_arm_iWMMXt2   13
264
  bfd_arch_ns32k,     /* National Semiconductors ns32000 */
265
  bfd_arch_w65,       /* WDC 65816 */
266
  bfd_arch_tic30,     /* Texas Instruments TMS320C30 */
267
  bfd_arch_tic4x,     /* Texas Instruments TMS320C3X/4X */
268
#define bfd_mach_tic3x         30
269
#define bfd_mach_tic4x         40
270
  bfd_arch_tic54x,    /* Texas Instruments TMS320C54X */
271
  bfd_arch_tic80,     /* TI TMS320c80 (MVP) */
272
  bfd_arch_v850,      /* NEC V850 */
273
#define bfd_mach_v850          1
274
#define bfd_mach_v850e         'E'
275
#define bfd_mach_v850e1        '1'
276
  bfd_arch_arc,       /* ARC Cores */
277
#define bfd_mach_arc_5         5
278
#define bfd_mach_arc_6         6
279
#define bfd_mach_arc_7         7
280
#define bfd_mach_arc_8         8
281
 bfd_arch_m32c,     /* Renesas M16C/M32C.  */
282
#define bfd_mach_m16c        0x75
283
#define bfd_mach_m32c        0x78
284
  bfd_arch_m32r,      /* Renesas M32R (formerly Mitsubishi M32R/D) */
285
#define bfd_mach_m32r          1 /* For backwards compatibility.  */
286
#define bfd_mach_m32rx         'x'
287
#define bfd_mach_m32r2         '2'
288
  bfd_arch_mn10200,   /* Matsushita MN10200 */
289
  bfd_arch_mn10300,   /* Matsushita MN10300 */
290
#define bfd_mach_mn10300               300
291
#define bfd_mach_am33          330
292
#define bfd_mach_am33_2        332
293
  bfd_arch_fr30,
294
#define bfd_mach_fr30          0x46523330
295
  bfd_arch_frv,
296
#define bfd_mach_frv           1
297
#define bfd_mach_frvsimple     2
298
#define bfd_mach_fr300         300
299
#define bfd_mach_fr400         400
300
#define bfd_mach_fr450         450
301
#define bfd_mach_frvtomcat     499     /* fr500 prototype */
302
#define bfd_mach_fr500         500
303
#define bfd_mach_fr550         550
304 225 jeremybenn
  bfd_arch_moxie,       /* The moxie processor */
305
#define bfd_mach_moxie         1
306 24 jeremybenn
  bfd_arch_mcore,
307
  bfd_arch_mep,
308
#define bfd_mach_mep           1
309
#define bfd_mach_mep_h1        0x6831
310 225 jeremybenn
#define bfd_mach_mep_c5        0x6335
311 24 jeremybenn
  bfd_arch_ia64,      /* HP/Intel ia64 */
312
#define bfd_mach_ia64_elf64    64
313
#define bfd_mach_ia64_elf32    32
314
  bfd_arch_ip2k,      /* Ubicom IP2K microcontrollers. */
315
#define bfd_mach_ip2022        1
316
#define bfd_mach_ip2022ext     2
317
 bfd_arch_iq2000,     /* Vitesse IQ2000.  */
318
#define bfd_mach_iq2000        1
319
#define bfd_mach_iq10          2
320
  bfd_arch_mt,
321
#define bfd_mach_ms1           1
322
#define bfd_mach_mrisc2        2
323
#define bfd_mach_ms2           3
324
  bfd_arch_pj,
325
  bfd_arch_avr,       /* Atmel AVR microcontrollers.  */
326
#define bfd_mach_avr1          1
327
#define bfd_mach_avr2          2
328 225 jeremybenn
#define bfd_mach_avr25         25
329 24 jeremybenn
#define bfd_mach_avr3          3
330 225 jeremybenn
#define bfd_mach_avr31         31
331
#define bfd_mach_avr35         35
332 24 jeremybenn
#define bfd_mach_avr4          4
333
#define bfd_mach_avr5          5
334 225 jeremybenn
#define bfd_mach_avr51         51
335 24 jeremybenn
#define bfd_mach_avr6          6
336
  bfd_arch_bfin,        /* ADI Blackfin */
337
#define bfd_mach_bfin          1
338
  bfd_arch_cr16,       /* National Semiconductor CompactRISC (ie CR16). */
339
#define bfd_mach_cr16          1
340
  bfd_arch_cr16c,       /* National Semiconductor CompactRISC. */
341
#define bfd_mach_cr16c         1
342
  bfd_arch_crx,       /*  National Semiconductor CRX.  */
343
#define bfd_mach_crx           1
344
  bfd_arch_cris,      /* Axis CRIS */
345
#define bfd_mach_cris_v0_v10   255
346
#define bfd_mach_cris_v32      32
347
#define bfd_mach_cris_v10_v32  1032
348
  bfd_arch_s390,      /* IBM s390 */
349
#define bfd_mach_s390_31       31
350
#define bfd_mach_s390_64       64
351
  bfd_arch_score,     /* Sunplus score */
352 225 jeremybenn
#define bfd_mach_score3         3
353
#define bfd_mach_score7         7
354 24 jeremybenn
  bfd_arch_openrisc,  /* OpenRISC */
355
  bfd_arch_mmix,      /* Donald Knuth's educational processor.  */
356
  bfd_arch_xstormy16,
357
#define bfd_mach_xstormy16     1
358
  bfd_arch_msp430,    /* Texas Instruments MSP430 architecture.  */
359
#define bfd_mach_msp11          11
360
#define bfd_mach_msp110         110
361
#define bfd_mach_msp12          12
362
#define bfd_mach_msp13          13
363
#define bfd_mach_msp14          14
364
#define bfd_mach_msp15          15
365
#define bfd_mach_msp16          16
366
#define bfd_mach_msp21          21
367
#define bfd_mach_msp31          31
368
#define bfd_mach_msp32          32
369
#define bfd_mach_msp33          33
370
#define bfd_mach_msp41          41
371
#define bfd_mach_msp42          42
372
#define bfd_mach_msp43          43
373
#define bfd_mach_msp44          44
374
  bfd_arch_xc16x,     /* Infineon's XC16X Series.               */
375
#define bfd_mach_xc16x         1
376
#define bfd_mach_xc16xl        2
377
#define bfd_mach_xc16xs         3
378
  bfd_arch_xtensa,    /* Tensilica's Xtensa cores.  */
379
#define bfd_mach_xtensa        1
380
   bfd_arch_maxq,     /* Dallas MAXQ 10/20 */
381
#define bfd_mach_maxq10    10
382
#define bfd_mach_maxq20    20
383
  bfd_arch_z80,
384
#define bfd_mach_z80strict      1 /* No undocumented opcodes.  */
385
#define bfd_mach_z80            3 /* With ixl, ixh, iyl, and iyh.  */
386
#define bfd_mach_z80full        7 /* All undocumented instructions.  */
387
#define bfd_mach_r800           11 /* R800: successor with multiplication.  */
388 225 jeremybenn
  bfd_arch_lm32,      /* Lattice Mico32 */
389
#define bfd_mach_lm32      1
390
  bfd_arch_microblaze,/* Xilinx MicroBlaze. */
391 24 jeremybenn
  bfd_arch_last
392
  @};
393
@end example
394
 
395
@subsection bfd_arch_info
396
 
397
 
398
@strong{Description}@*
399
This structure contains information on architectures for use
400
within BFD.
401
@example
402
 
403
typedef struct bfd_arch_info
404
@{
405
  int bits_per_word;
406
  int bits_per_address;
407
  int bits_per_byte;
408
  enum bfd_architecture arch;
409
  unsigned long mach;
410
  const char *arch_name;
411
  const char *printable_name;
412
  unsigned int section_align_power;
413
  /* TRUE if this is the default machine for the architecture.
414
     The default arch should be the first entry for an arch so that
415
     all the entries for that arch can be accessed via @code{next}.  */
416
  bfd_boolean the_default;
417
  const struct bfd_arch_info * (*compatible)
418
    (const struct bfd_arch_info *a, const struct bfd_arch_info *b);
419
 
420
  bfd_boolean (*scan) (const struct bfd_arch_info *, const char *);
421
 
422
  const struct bfd_arch_info *next;
423
@}
424
bfd_arch_info_type;
425
 
426
@end example
427
 
428
@findex bfd_printable_name
429
@subsubsection @code{bfd_printable_name}
430
@strong{Synopsis}
431
@example
432
const char *bfd_printable_name (bfd *abfd);
433
@end example
434
@strong{Description}@*
435
Return a printable string representing the architecture and machine
436
from the pointer to the architecture info structure.
437
 
438
@findex bfd_scan_arch
439
@subsubsection @code{bfd_scan_arch}
440
@strong{Synopsis}
441
@example
442
const bfd_arch_info_type *bfd_scan_arch (const char *string);
443
@end example
444
@strong{Description}@*
445
Figure out if BFD supports any cpu which could be described with
446
the name @var{string}.  Return a pointer to an @code{arch_info}
447
structure if a machine is found, otherwise NULL.
448
 
449
@findex bfd_arch_list
450
@subsubsection @code{bfd_arch_list}
451
@strong{Synopsis}
452
@example
453
const char **bfd_arch_list (void);
454
@end example
455
@strong{Description}@*
456
Return a freshly malloced NULL-terminated vector of the names
457
of all the valid BFD architectures.  Do not modify the names.
458
 
459
@findex bfd_arch_get_compatible
460
@subsubsection @code{bfd_arch_get_compatible}
461
@strong{Synopsis}
462
@example
463
const bfd_arch_info_type *bfd_arch_get_compatible
464
   (const bfd *abfd, const bfd *bbfd, bfd_boolean accept_unknowns);
465
@end example
466
@strong{Description}@*
467
Determine whether two BFDs' architectures and machine types
468
are compatible.  Calculates the lowest common denominator
469
between the two architectures and machine types implied by
470
the BFDs and returns a pointer to an @code{arch_info} structure
471
describing the compatible machine.
472
 
473
@findex bfd_default_arch_struct
474
@subsubsection @code{bfd_default_arch_struct}
475
@strong{Description}@*
476
The @code{bfd_default_arch_struct} is an item of
477
@code{bfd_arch_info_type} which has been initialized to a fairly
478
generic state.  A BFD starts life by pointing to this
479
structure, until the correct back end has determined the real
480
architecture of the file.
481
@example
482
extern const bfd_arch_info_type bfd_default_arch_struct;
483
@end example
484
 
485
@findex bfd_set_arch_info
486
@subsubsection @code{bfd_set_arch_info}
487
@strong{Synopsis}
488
@example
489
void bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg);
490
@end example
491
@strong{Description}@*
492
Set the architecture info of @var{abfd} to @var{arg}.
493
 
494
@findex bfd_default_set_arch_mach
495
@subsubsection @code{bfd_default_set_arch_mach}
496
@strong{Synopsis}
497
@example
498
bfd_boolean bfd_default_set_arch_mach
499
   (bfd *abfd, enum bfd_architecture arch, unsigned long mach);
500
@end example
501
@strong{Description}@*
502
Set the architecture and machine type in BFD @var{abfd}
503
to @var{arch} and @var{mach}.  Find the correct
504
pointer to a structure and insert it into the @code{arch_info}
505
pointer.
506
 
507
@findex bfd_get_arch
508
@subsubsection @code{bfd_get_arch}
509
@strong{Synopsis}
510
@example
511
enum bfd_architecture bfd_get_arch (bfd *abfd);
512
@end example
513
@strong{Description}@*
514
Return the enumerated type which describes the BFD @var{abfd}'s
515
architecture.
516
 
517
@findex bfd_get_mach
518
@subsubsection @code{bfd_get_mach}
519
@strong{Synopsis}
520
@example
521
unsigned long bfd_get_mach (bfd *abfd);
522
@end example
523
@strong{Description}@*
524
Return the long type which describes the BFD @var{abfd}'s
525
machine.
526
 
527
@findex bfd_arch_bits_per_byte
528
@subsubsection @code{bfd_arch_bits_per_byte}
529
@strong{Synopsis}
530
@example
531
unsigned int bfd_arch_bits_per_byte (bfd *abfd);
532
@end example
533
@strong{Description}@*
534
Return the number of bits in one of the BFD @var{abfd}'s
535
architecture's bytes.
536
 
537
@findex bfd_arch_bits_per_address
538
@subsubsection @code{bfd_arch_bits_per_address}
539
@strong{Synopsis}
540
@example
541
unsigned int bfd_arch_bits_per_address (bfd *abfd);
542
@end example
543
@strong{Description}@*
544
Return the number of bits in one of the BFD @var{abfd}'s
545
architecture's addresses.
546
 
547
@findex bfd_default_compatible
548
@subsubsection @code{bfd_default_compatible}
549
@strong{Synopsis}
550
@example
551
const bfd_arch_info_type *bfd_default_compatible
552
   (const bfd_arch_info_type *a, const bfd_arch_info_type *b);
553
@end example
554
@strong{Description}@*
555
The default function for testing for compatibility.
556
 
557
@findex bfd_default_scan
558
@subsubsection @code{bfd_default_scan}
559
@strong{Synopsis}
560
@example
561
bfd_boolean bfd_default_scan
562
   (const struct bfd_arch_info *info, const char *string);
563
@end example
564
@strong{Description}@*
565
The default function for working out whether this is an
566
architecture hit and a machine hit.
567
 
568
@findex bfd_get_arch_info
569
@subsubsection @code{bfd_get_arch_info}
570
@strong{Synopsis}
571
@example
572
const bfd_arch_info_type *bfd_get_arch_info (bfd *abfd);
573
@end example
574
@strong{Description}@*
575
Return the architecture info struct in @var{abfd}.
576
 
577
@findex bfd_lookup_arch
578
@subsubsection @code{bfd_lookup_arch}
579
@strong{Synopsis}
580
@example
581
const bfd_arch_info_type *bfd_lookup_arch
582
   (enum bfd_architecture arch, unsigned long machine);
583
@end example
584
@strong{Description}@*
585
Look for the architecture info structure which matches the
586
arguments @var{arch} and @var{machine}. A machine of 0 matches the
587
machine/architecture structure which marks itself as the
588
default.
589
 
590
@findex bfd_printable_arch_mach
591
@subsubsection @code{bfd_printable_arch_mach}
592
@strong{Synopsis}
593
@example
594
const char *bfd_printable_arch_mach
595
   (enum bfd_architecture arch, unsigned long machine);
596
@end example
597
@strong{Description}@*
598
Return a printable string representing the architecture and
599
machine type.
600
 
601
This routine is depreciated.
602
 
603
@findex bfd_octets_per_byte
604
@subsubsection @code{bfd_octets_per_byte}
605
@strong{Synopsis}
606
@example
607
unsigned int bfd_octets_per_byte (bfd *abfd);
608
@end example
609
@strong{Description}@*
610
Return the number of octets (8-bit quantities) per target byte
611
(minimum addressable unit).  In most cases, this will be one, but some
612
DSP targets have 16, 32, or even 48 bits per byte.
613
 
614
@findex bfd_arch_mach_octets_per_byte
615
@subsubsection @code{bfd_arch_mach_octets_per_byte}
616
@strong{Synopsis}
617
@example
618
unsigned int bfd_arch_mach_octets_per_byte
619
   (enum bfd_architecture arch, unsigned long machine);
620
@end example
621
@strong{Description}@*
622
See bfd_octets_per_byte.
623
 
624
This routine is provided for those cases where a bfd * is not
625
available
626
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.