OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [features/] [arm-with-iwmmxt.c] - Blame information for rev 321

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* THIS FILE IS GENERATED.  Original: arm-with-iwmmxt.xml */
2
 
3
#include "defs.h"
4
#include "gdbtypes.h"
5
#include "target-descriptions.h"
6
 
7
struct target_desc *tdesc_arm_with_iwmmxt;
8
static void
9
initialize_tdesc_arm_with_iwmmxt (void)
10
{
11
  struct target_desc *result = allocate_target_description ();
12
  struct tdesc_feature *feature;
13
  struct type *field_type, *type;
14
 
15
  set_tdesc_architecture (result, bfd_scan_arch ("iwmmxt"));
16
 
17
  feature = tdesc_create_feature (result, "org.gnu.gdb.arm.core");
18
  tdesc_create_reg (feature, "r0", 0, 1, NULL, 32, "int");
19
  tdesc_create_reg (feature, "r1", 1, 1, NULL, 32, "int");
20
  tdesc_create_reg (feature, "r2", 2, 1, NULL, 32, "int");
21
  tdesc_create_reg (feature, "r3", 3, 1, NULL, 32, "int");
22
  tdesc_create_reg (feature, "r4", 4, 1, NULL, 32, "int");
23
  tdesc_create_reg (feature, "r5", 5, 1, NULL, 32, "int");
24
  tdesc_create_reg (feature, "r6", 6, 1, NULL, 32, "int");
25
  tdesc_create_reg (feature, "r7", 7, 1, NULL, 32, "int");
26
  tdesc_create_reg (feature, "r8", 8, 1, NULL, 32, "int");
27
  tdesc_create_reg (feature, "r9", 9, 1, NULL, 32, "int");
28
  tdesc_create_reg (feature, "r10", 10, 1, NULL, 32, "int");
29
  tdesc_create_reg (feature, "r11", 11, 1, NULL, 32, "int");
30
  tdesc_create_reg (feature, "r12", 12, 1, NULL, 32, "int");
31
  tdesc_create_reg (feature, "sp", 13, 1, NULL, 32, "data_ptr");
32
  tdesc_create_reg (feature, "lr", 14, 1, NULL, 32, "int");
33
  tdesc_create_reg (feature, "pc", 15, 1, NULL, 32, "code_ptr");
34
  tdesc_create_reg (feature, "cpsr", 25, 1, NULL, 32, "int");
35
 
36
  feature = tdesc_create_feature (result, "org.gnu.gdb.xscale.iwmmxt");
37
  field_type = tdesc_named_type (feature, "uint8");
38
  type = init_vector_type (field_type, 8);
39
  TYPE_NAME (type) = xstrdup ("iwmmxt_v8u8");
40
  tdesc_record_type (feature, type);
41
 
42
  field_type = tdesc_named_type (feature, "uint16");
43
  type = init_vector_type (field_type, 4);
44
  TYPE_NAME (type) = xstrdup ("iwmmxt_v4u16");
45
  tdesc_record_type (feature, type);
46
 
47
  field_type = tdesc_named_type (feature, "uint32");
48
  type = init_vector_type (field_type, 2);
49
  TYPE_NAME (type) = xstrdup ("iwmmxt_v2u32");
50
  tdesc_record_type (feature, type);
51
 
52
  type = init_composite_type (NULL, TYPE_CODE_UNION);
53
  TYPE_NAME (type) = xstrdup ("iwmmxt_vec64i");
54
  field_type = tdesc_named_type (feature, "iwmmxt_v8u8");
55
  append_composite_type_field (type, xstrdup ("u8"), field_type);
56
  field_type = tdesc_named_type (feature, "iwmmxt_v4u16");
57
  append_composite_type_field (type, xstrdup ("u16"), field_type);
58
  field_type = tdesc_named_type (feature, "iwmmxt_v2u32");
59
  append_composite_type_field (type, xstrdup ("u32"), field_type);
60
  field_type = tdesc_named_type (feature, "uint64");
61
  append_composite_type_field (type, xstrdup ("u64"), field_type);
62
  TYPE_FLAGS (type) |= TYPE_FLAG_VECTOR;
63
  tdesc_record_type (feature, type);
64
 
65
  tdesc_create_reg (feature, "wR0", 26, 1, NULL, 64, "iwmmxt_vec64i");
66
  tdesc_create_reg (feature, "wR1", 27, 1, NULL, 64, "iwmmxt_vec64i");
67
  tdesc_create_reg (feature, "wR2", 28, 1, NULL, 64, "iwmmxt_vec64i");
68
  tdesc_create_reg (feature, "wR3", 29, 1, NULL, 64, "iwmmxt_vec64i");
69
  tdesc_create_reg (feature, "wR4", 30, 1, NULL, 64, "iwmmxt_vec64i");
70
  tdesc_create_reg (feature, "wR5", 31, 1, NULL, 64, "iwmmxt_vec64i");
71
  tdesc_create_reg (feature, "wR6", 32, 1, NULL, 64, "iwmmxt_vec64i");
72
  tdesc_create_reg (feature, "wR7", 33, 1, NULL, 64, "iwmmxt_vec64i");
73
  tdesc_create_reg (feature, "wR8", 34, 1, NULL, 64, "iwmmxt_vec64i");
74
  tdesc_create_reg (feature, "wR9", 35, 1, NULL, 64, "iwmmxt_vec64i");
75
  tdesc_create_reg (feature, "wR10", 36, 1, NULL, 64, "iwmmxt_vec64i");
76
  tdesc_create_reg (feature, "wR11", 37, 1, NULL, 64, "iwmmxt_vec64i");
77
  tdesc_create_reg (feature, "wR12", 38, 1, NULL, 64, "iwmmxt_vec64i");
78
  tdesc_create_reg (feature, "wR13", 39, 1, NULL, 64, "iwmmxt_vec64i");
79
  tdesc_create_reg (feature, "wR14", 40, 1, NULL, 64, "iwmmxt_vec64i");
80
  tdesc_create_reg (feature, "wR15", 41, 1, NULL, 64, "iwmmxt_vec64i");
81
  tdesc_create_reg (feature, "wCSSF", 42, 1, "vector", 32, "int");
82
  tdesc_create_reg (feature, "wCASF", 43, 1, "vector", 32, "int");
83
  tdesc_create_reg (feature, "wCGR0", 44, 1, "vector", 32, "int");
84
  tdesc_create_reg (feature, "wCGR1", 45, 1, "vector", 32, "int");
85
  tdesc_create_reg (feature, "wCGR2", 46, 1, "vector", 32, "int");
86
  tdesc_create_reg (feature, "wCGR3", 47, 1, "vector", 32, "int");
87
 
88
  tdesc_arm_with_iwmmxt = result;
89
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.