URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [regformats/] [arm-with-iwmmxt.dat] - Blame information for rev 308

Line No.	Rev	Author	Line
1	24	jeremybenn	`# DO NOT EDIT: generated from arm-with-iwmmxt.xml`
2			`name:arm_with_iwmmxt`
3			`expedite:r11,sp,pc`
4			`32:r0`
5			`32:r1`
6			`32:r2`
7			`32:r3`
8			`32:r4`
9			`32:r5`
10			`32:r6`
11			`32:r7`
12			`32:r8`
13			`32:r9`
14			`32:r10`
15			`32:r11`
16			`32:r12`
17			`32:sp`
18			`32:lr`
19			`32:pc`
20			`0:`
21			`0:`
22			`0:`
23			`0:`
24			`0:`
25			`0:`
26			`0:`
27			`0:`
28			`0:`
29			`32:cpsr`
30			`64:wR0`
31			`64:wR1`
32			`64:wR2`
33			`64:wR3`
34			`64:wR4`
35			`64:wR5`
36			`64:wR6`
37			`64:wR7`
38			`64:wR8`
39			`64:wR9`
40			`64:wR10`
41			`64:wR11`
42			`64:wR12`
43			`64:wR13`
44			`64:wR14`
45			`64:wR15`
46			`32:wCSSF`
47			`32:wCASF`
48			`32:wCGR0`
49			`32:wCGR1`
50			`32:wCGR2`
51			`32:wCGR3`