OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [regformats/] [rs6000/] [powerpc-32.dat] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# DO NOT EDIT: generated from rs6000/powerpc-32.xml
2
name:powerpc_32
3
expedite:r1,pc
4
32:r0
5
32:r1
6
32:r2
7
32:r3
8
32:r4
9
32:r5
10
32:r6
11
32:r7
12
32:r8
13
32:r9
14
32:r10
15
32:r11
16
32:r12
17
32:r13
18
32:r14
19
32:r15
20
32:r16
21
32:r17
22
32:r18
23
32:r19
24
32:r20
25
32:r21
26
32:r22
27
32:r23
28
32:r24
29
32:r25
30
32:r26
31
32:r27
32
32:r28
33
32:r29
34
32:r30
35
32:r31
36
64:f0
37
64:f1
38
64:f2
39
64:f3
40
64:f4
41
64:f5
42
64:f6
43
64:f7
44
64:f8
45
64:f9
46
64:f10
47
64:f11
48
64:f12
49
64:f13
50
64:f14
51
64:f15
52
64:f16
53
64:f17
54
64:f18
55
64:f19
56
64:f20
57
64:f21
58
64:f22
59
64:f23
60
64:f24
61
64:f25
62
64:f26
63
64:f27
64
64:f28
65
64:f29
66
64:f30
67
64:f31
68
32:pc
69
32:msr
70
32:cr
71
32:lr
72
32:ctr
73
32:xer
74
32:fpscr
75
128:vr0
76
128:vr1
77
128:vr2
78
128:vr3
79
128:vr4
80
128:vr5
81
128:vr6
82
128:vr7
83
128:vr8
84
128:vr9
85
128:vr10
86
128:vr11
87
128:vr12
88
128:vr13
89
128:vr14
90
128:vr15
91
128:vr16
92
128:vr17
93
128:vr18
94
128:vr19
95
128:vr20
96
128:vr21
97
128:vr22
98
128:vr23
99
128:vr24
100
128:vr25
101
128:vr26
102
128:vr27
103
128:vr28
104
128:vr29
105
128:vr30
106
128:vr31
107
32:vscr
108
32:vrsave

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.