OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [regformats/] [rs6000/] [powerpc-e500.dat] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# DO NOT EDIT: generated from rs6000/powerpc-e500.xml
2 
name:powerpc_e500
3 
expedite:r1,pc
4 
32:r0
5 
32:r1
6 
32:r2
7 
32:r3
8 
32:r4
9 
32:r5
10 
32:r6
11 
32:r7
12 
32:r8
13 
32:r9
14 
32:r10
15 
32:r11
16 
32:r12
17 
32:r13
18 
32:r14
19 
32:r15
20 
32:r16
21 
32:r17
22 
32:r18
23 
32:r19
24 
32:r20
25 
32:r21
26 
32:r22
27 
32:r23
28 
32:r24
29 
32:r25
30 
32:r26
31 
32:r27
32 
32:r28
33 
32:r29
34 
32:r30
35 
32:r31
36 
32:ev0h
37 
32:ev1h
38 
32:ev2h
39 
32:ev3h
40 
32:ev4h
41 
32:ev5h
42 
32:ev6h
43 
32:ev7h
44 
32:ev8h
45 
32:ev9h
46 
32:ev10h
47 
32:ev11h
48 
32:ev12h
49 
32:ev13h
50 
32:ev14h
51 
32:ev15h
52 
32:ev16h
53 
32:ev17h
54 
32:ev18h
55 
32:ev19h
56 
32:ev20h
57 
32:ev21h
58 
32:ev22h
59 
32:ev23h
60 
32:ev24h
61 
32:ev25h
62 
32:ev26h
63 
32:ev27h
64 
32:ev28h
65 
32:ev29h
66 
32:ev30h
67 
32:ev31h
68 
32:pc
69 
32:msr
70 
32:cr
71 
32:lr
72 
32:ctr
73 
32:xer
74 
0:
75 
64:acc
76 
32:spefscr

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.