OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [testsuite/] [gdb.arch/] [powerpc-aix-prologue.c] - Blame information for rev 175

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* This testcase is part of GDB, the GNU debugger.
2
 
3
   Copyright 2004, 2007, 2008 Free Software Foundation, Inc.
4
 
5
   This program is free software; you can redistribute it and/or modify
6
   it under the terms of the GNU General Public License as published by
7
   the Free Software Foundation; either version 3 of the License, or
8
   (at your option) any later version.
9
 
10
   This program is distributed in the hope that it will be useful,
11
   but WITHOUT ANY WARRANTY; without even the implied warranty of
12
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
   GNU General Public License for more details.
14
 
15
   You should have received a copy of the GNU General Public License
16
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
17
 
18
void li_stw (void);
19
 
20
int
21
main (void)
22
{
23
  li_stw ();
24
  return 0;
25
}
26
 
27
/* Asm for procedure li_stw().
28
 
29
   The purpose of this function is to verify that GDB does not
30
   include the li insn as part of the function prologue (only part
31
   of the prologue if part of a pair of insns saving vector registers).
32
   Similarly, GDB should not include the stw insn following the li insn,
33
   because the source register is not used for parameter passing.  */
34
 
35
 
36
asm ("        .csect .text[PR]\n"
37
     "        .align 2\n"
38
     "        .lglobl .li_stw\n"
39
     "        .csect li_stw[DS]\n"
40
     "li_stw:\n"
41
     "        .long .li_stw, TOC[tc0], 0\n"
42
     "        .csect .text[PR]\n"
43
     ".li_stw:\n"
44
     "        stw 31,-4(1)\n"
45
     "        stwu 1,-48(1)\n"
46
     "        mr 31,1\n"
47
     "        stw 11,24(31)\n"
48
     "        li 0,8765\n"
49
     "        stw 0,28(31)\n"
50
     "        lwz 1,0(1)\n"
51
     "        lwz 31,-4(1)\n"
52
     "        blr\n");
53
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.