OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [testsuite/] [gdb.asm/] [powerpc.inc] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
        comment "subroutine prologue"
2
        .macro gdbasm_enter
3
        stwu    1, -16(1)
4
        stw     31, 8(1)
5
        mr      31, 1
6
        mflr    0
7
        stw     0, 20(1)
8
        .endm
9
 
10
        comment "subroutine epilogue"
11
        .macro gdbasm_leave
12
        lwz     0, 20(1)
13
        mtlr    0
14
        lwz     31, 8(1)
15
        lwz     1, 0(1)
16
        blr
17
        .endm
18
 
19
        .macro gdbasm_call subr
20
        bl \subr
21
        .endm
22
 
23
        .macro gdbasm_several_nops
24
        nop
25
        nop
26
        nop
27
        nop
28
        .endm
29
 
30
        comment "exit (0)"
31
        .macro gdbasm_exit0
32
        comment "Don't know how to exit, but this will certainly halt..."
33
        li      0, 0
34
        lwz     0, 0(0)
35
        .endm
36
 
37
        comment "crt0 startup"
38
        .macro gdbasm_startup
39
        .p2align 2
40
        .endm
41
 
42
        comment "Declare a data variable"
43
        .purgem gdbasm_datavar
44
        .macro gdbasm_datavar name value
45
        .data
46
\name:
47
        .long   \value
48
        .endm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.