OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [testsuite/] [gdb.asm/] [spu.inc] - Blame information for rev 178

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
        comment "subroutine prologue"
2
        .macro gdbasm_enter
3
        stqd    $lr, 16($sp)
4
        stqd    $sp, -32($sp)
5
        ai      $sp, $sp, -32
6
        .endm
7
 
8
        comment "subroutine epilogue"
9
        .macro gdbasm_leave
10
        ai      $sp, $sp, 32
11
        lqd     $lr, 16($sp)
12
        bi      $lr
13
        .endm
14
 
15
        .macro gdbasm_call subr
16
        brsl    $lr, \subr
17
        .endm
18
 
19
        .macro gdbasm_several_nops
20
        nop
21
        nop
22
        nop
23
        nop
24
        .endm
25
 
26
        comment "exit (0)"
27
        .macro gdbasm_exit0
28
        stop    0x2000
29
        stop
30
        stop
31
        stop
32
        .endm
33
 
34
        comment "startup"
35
        .macro gdbasm_startup
36
        il      $0, 0
37
        ila     $sp, 16368
38
        stqd    $0, 0($sp)
39
        stqd    $sp, -32($sp)
40
        ai      $sp, $sp, -32
41
        stqd    $0, 16($sp)
42
        .endm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.