OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [testsuite/] [gdb.base/] [float.exp] - Blame information for rev 321

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# Copyright 2003, 2007, 2008 Free Software Foundation, Inc.
2
 
3
# This program is free software; you can redistribute it and/or modify
4
# it under the terms of the GNU General Public License as published by
5
# the Free Software Foundation; either version 3 of the License, or
6
# (at your option) any later version.
7
#
8
# This program is distributed in the hope that it will be useful,
9
# but WITHOUT ANY WARRANTY; without even the implied warranty of
10
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
11
# GNU General Public License for more details.
12
#
13
# You should have received a copy of the GNU General Public License
14
# along with this program.  If not, see .
15
 
16
# Please email any bugs, comments, and/or additions to this file to:
17
# bug-gdb@gnu.org
18
 
19
# This file is part of the gdb testsuite.
20
 
21
if $tracelevel {
22
    strace $tracelevel
23
}
24
 
25
#
26
# Test floating-point related functionality.
27
#
28
 
29
set prms_id 0
30
set bug_id 0
31
 
32
set testfile "run"
33
set srcfile ${testfile}.c
34
set binfile ${objdir}/${subdir}/${testfile}
35
if { [gdb_compile "${srcdir}/${subdir}/${srcfile}" "${binfile}" executable {debug}] != "" } {
36
    untested float.exp
37
    return -1
38
}
39
 
40
gdb_exit
41
gdb_start
42
gdb_reinitialize_dir $srcdir/$subdir
43
gdb_load ${binfile}
44
 
45
# Set it up at a breakpoint so we have its registers.
46
 
47
if ![runto_main] then {
48
    perror "couldn't run to breakpoint"
49
    continue
50
}
51
 
52
# Test "info float".
53
 
54
if { [istarget "alpha*-*-*"] } then {
55
    gdb_test "info float" "f0.*" "info float"
56
} elseif { [istarget "arm*-*-*"] || \
57
        [istarget "xscale*-*-*"] || \
58
        [istarget "strongarm*-*-*"] } then {
59
    gdb_test "info float" "Software FPU type.*mask:.*flags:.*" "info float"
60
} elseif { [istarget "i?86-*-*"] || [istarget "x86_64-*-*"] } then {
61
    gdb_test "info float" "R7:.*Status Word:.*Opcode:.*" "info float"
62
} elseif [istarget "ia64-*-*"] then {
63
    gdb_test "info float" "f0.*f1.*f127.*" "info float"
64
} elseif [istarget "m68k-*-*"] then {
65
    gdb_test_multiple "info float" "info_float" {
66
        -re "fp0.*fp1.*fp7.*$gdb_prompt $" {
67
            pass "info float (with FPU)"
68
        }
69
        -re "No floating.point info available for this processor.*" {
70
            pass "info float (without FPU)"
71
        }
72
    }
73
} elseif [istarget "mips*-*-*"] then {
74
    gdb_test "info float" "f0:.*flt:.*dbl:.*" "info float"
75
} elseif [istarget "powerpc*-*-*"] then {
76
    gdb_test_multiple "info float" "info_float" {
77
        -re "f0.*f1.*f31.*fpscr.*$gdb_prompt $" {
78
            pass "info float (with FPU)"
79
        }
80
        -re "No floating.point info available for this processor.*" {
81
            pass "info float (without FPU)"
82
        }
83
    }
84
} elseif [istarget "s390*-*-*"] then {
85
    gdb_test "info float" "fpc.*f0.*f1.*f15.*" "info float"
86
} elseif [istarget "sh*-*"] then {
87
    # SH may or may not have an FPU
88
    gdb_test_multiple "info float" "info float" {
89
        -re "fpul.*fr0.*fr1.*fr15.*$gdb_prompt $" {
90
              pass "info float (with FPU)"
91
          }
92
        -re "No floating.point info available for this processor.*" {
93
              pass "info float (without FPU)"
94
        }
95
    }
96
} elseif [istarget "hppa*-*"] then {
97
    gdb_test "info float" "fr4.*fr4R.*fr31R.*" "info float"
98
} elseif [istarget "sparc*-*-*"] then {
99
    gdb_test "info float" "f0.*f1.*f31.*d0.*d30.*" "info float"
100
} else {
101
    gdb_test "info float" "No floating.point info available for this processor." "info float (unknown target)"
102
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.