OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [include/] [opcode/] [mn10200.h] - Blame information for rev 294

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* mn10200.h -- Header file for Matsushita 10200 opcode table
2
   Copyright 1996, 1997 Free Software Foundation, Inc.
3
   Written by Jeff Law, Cygnus Support
4
 
5
This file is part of GDB, GAS, and the GNU binutils.
6
 
7
GDB, GAS, and the GNU binutils are free software; you can redistribute
8
them and/or modify them under the terms of the GNU General Public
9
License as published by the Free Software Foundation; either version
10
1, or (at your option) any later version.
11
 
12
GDB, GAS, and the GNU binutils are distributed in the hope that they
13
will be useful, but WITHOUT ANY WARRANTY; without even the implied
14
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See
15
the GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License
18
along with this file; see the file COPYING.  If not, write to the Free
19
Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
20
 
21
#ifndef MN10200_H
22
#define MN10200_H
23
 
24
/* The opcode table is an array of struct mn10200_opcode.  */
25
 
26
struct mn10200_opcode
27
{
28
  /* The opcode name.  */
29
  const char *name;
30
 
31
  /* The opcode itself.  Those bits which will be filled in with
32
     operands are zeroes.  */
33
  unsigned long opcode;
34
 
35
  /* The opcode mask.  This is used by the disassembler.  This is a
36
     mask containing ones indicating those bits which must match the
37
     opcode field, and zeroes indicating those bits which need not
38
     match (and are presumably filled in by operands).  */
39
  unsigned long mask;
40
 
41
  /* The format of this opcode.  */
42
  unsigned char format;
43
 
44
  /* An array of operand codes.  Each code is an index into the
45
     operand table.  They appear in the order which the operands must
46
     appear in assembly code, and are terminated by a zero.  */
47
  unsigned char operands[8];
48
};
49
 
50
/* The table itself is sorted by major opcode number, and is otherwise
51
   in the order in which the disassembler should consider
52
   instructions.  */
53
extern const struct mn10200_opcode mn10200_opcodes[];
54
extern const int mn10200_num_opcodes;
55
 
56
 
57
/* The operands table is an array of struct mn10200_operand.  */
58
 
59
struct mn10200_operand
60
{
61
  /* The number of bits in the operand.  */
62
  int bits;
63
 
64
  /* How far the operand is left shifted in the instruction.  */
65
  int shift;
66
 
67
  /* One bit syntax flags.  */
68
  int flags;
69
};
70
 
71
/* Elements in the table are retrieved by indexing with values from
72
   the operands field of the mn10200_opcodes table.  */
73
 
74
extern const struct mn10200_operand mn10200_operands[];
75
 
76
/* Values defined for the flags field of a struct mn10200_operand.  */
77
#define MN10200_OPERAND_DREG 0x1
78
 
79
#define MN10200_OPERAND_AREG 0x2
80
 
81
#define MN10200_OPERAND_PSW 0x4
82
 
83
#define MN10200_OPERAND_MDR 0x8
84
 
85
#define MN10200_OPERAND_SIGNED 0x10
86
 
87
#define MN10200_OPERAND_PROMOTE 0x20
88
 
89
#define MN10200_OPERAND_PAREN 0x40
90
 
91
#define MN10200_OPERAND_REPEATED 0x80
92
 
93
#define MN10200_OPERAND_EXTENDED 0x100
94
 
95
#define MN10200_OPERAND_NOCHECK 0x200
96
 
97
#define MN10200_OPERAND_PCREL 0x400
98
 
99
#define MN10200_OPERAND_MEMADDR 0x800
100
 
101
#define MN10200_OPERAND_RELAX 0x1000
102
 
103
#define FMT_1 1
104
#define FMT_2 2
105
#define FMT_3 3
106
#define FMT_4 4
107
#define FMT_5 5
108
#define FMT_6 6
109
#define FMT_7 7
110
#endif /* MN10200_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.