1 |
24 |
jeremybenn |
/* CPU data header for mep.
|
2 |
|
|
|
3 |
|
|
THIS FILE IS MACHINE GENERATED WITH CGEN.
|
4 |
|
|
|
5 |
225 |
jeremybenn |
Copyright 1996-2009 Free Software Foundation, Inc.
|
6 |
24 |
jeremybenn |
|
7 |
|
|
This file is part of the GNU Binutils and/or GDB, the GNU debugger.
|
8 |
|
|
|
9 |
|
|
This file is free software; you can redistribute it and/or modify
|
10 |
|
|
it under the terms of the GNU General Public License as published by
|
11 |
|
|
the Free Software Foundation; either version 3, or (at your option)
|
12 |
|
|
any later version.
|
13 |
|
|
|
14 |
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
15 |
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
16 |
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
17 |
|
|
License for more details.
|
18 |
|
|
|
19 |
|
|
You should have received a copy of the GNU General Public License along
|
20 |
|
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
21 |
|
|
51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
|
22 |
|
|
|
23 |
|
|
*/
|
24 |
|
|
|
25 |
|
|
#ifndef MEP_CPU_H
|
26 |
|
|
#define MEP_CPU_H
|
27 |
|
|
|
28 |
|
|
#include "opcode/cgen-bitset.h"
|
29 |
|
|
|
30 |
|
|
#define CGEN_ARCH mep
|
31 |
|
|
|
32 |
|
|
/* Given symbol S, return mep_cgen_<S>. */
|
33 |
|
|
#if defined (__STDC__) || defined (ALMOST_STDC) || defined (HAVE_STRINGIZE)
|
34 |
|
|
#define CGEN_SYM(s) mep##_cgen_##s
|
35 |
|
|
#else
|
36 |
|
|
#define CGEN_SYM(s) mep/**/_cgen_/**/s
|
37 |
|
|
#endif
|
38 |
|
|
|
39 |
|
|
|
40 |
|
|
/* Selected cpu families. */
|
41 |
|
|
#define HAVE_CPU_MEPF
|
42 |
|
|
|
43 |
|
|
#define CGEN_INSN_LSB0_P 0
|
44 |
|
|
|
45 |
|
|
/* Minimum size of any insn (in bytes). */
|
46 |
|
|
#define CGEN_MIN_INSN_SIZE 2
|
47 |
|
|
|
48 |
|
|
/* Maximum size of any insn (in bytes). */
|
49 |
|
|
#define CGEN_MAX_INSN_SIZE 4
|
50 |
|
|
|
51 |
|
|
#define CGEN_INT_INSN_P 1
|
52 |
|
|
|
53 |
|
|
/* Maximum number of syntax elements in an instruction. */
|
54 |
225 |
jeremybenn |
#define CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS 22
|
55 |
24 |
jeremybenn |
|
56 |
|
|
/* CGEN_MNEMONIC_OPERANDS is defined if mnemonics have operands.
|
57 |
|
|
e.g. In "b,a foo" the ",a" is an operand. If mnemonics have operands
|
58 |
|
|
we can't hash on everything up to the space. */
|
59 |
|
|
#define CGEN_MNEMONIC_OPERANDS
|
60 |
|
|
|
61 |
|
|
/* Maximum number of fields in an instruction. */
|
62 |
225 |
jeremybenn |
#define CGEN_ACTUAL_MAX_IFMT_OPERANDS 10
|
63 |
24 |
jeremybenn |
|
64 |
|
|
/* Enums. */
|
65 |
|
|
|
66 |
|
|
/* Enum declaration for major opcodes. */
|
67 |
|
|
typedef enum major {
|
68 |
|
|
MAJ_0, MAJ_1, MAJ_2, MAJ_3
|
69 |
|
|
, MAJ_4, MAJ_5, MAJ_6, MAJ_7
|
70 |
|
|
, MAJ_8, MAJ_9, MAJ_10, MAJ_11
|
71 |
|
|
, MAJ_12, MAJ_13, MAJ_14, MAJ_15
|
72 |
|
|
} MAJOR;
|
73 |
|
|
|
74 |
|
|
/* Attributes. */
|
75 |
|
|
|
76 |
|
|
/* Enum declaration for machine type selection. */
|
77 |
|
|
typedef enum mach_attr {
|
78 |
225 |
jeremybenn |
MACH_BASE, MACH_MEP, MACH_H1, MACH_C5
|
79 |
|
|
, MACH_MAX
|
80 |
24 |
jeremybenn |
} MACH_ATTR;
|
81 |
|
|
|
82 |
|
|
/* Enum declaration for instruction set selection. */
|
83 |
|
|
typedef enum isa_attr {
|
84 |
225 |
jeremybenn |
ISA_MEP, ISA_EXT_CORE1, ISA_EXT_COP1_16, ISA_EXT_COP1_32
|
85 |
|
|
, ISA_EXT_COP1_48, ISA_EXT_COP1_64, ISA_MAX
|
86 |
24 |
jeremybenn |
} ISA_ATTR;
|
87 |
|
|
|
88 |
|
|
/* Enum declaration for datatype to use for C intrinsics mapping. */
|
89 |
|
|
typedef enum cdata_attr {
|
90 |
|
|
CDATA_LABEL, CDATA_REGNUM, CDATA_FMAX_FLOAT, CDATA_FMAX_INT
|
91 |
|
|
, CDATA_POINTER, CDATA_LONG, CDATA_ULONG, CDATA_SHORT
|
92 |
|
|
, CDATA_USHORT, CDATA_CHAR, CDATA_UCHAR, CDATA_CP_DATA_BUS_INT
|
93 |
|
|
} CDATA_ATTR;
|
94 |
|
|
|
95 |
225 |
jeremybenn |
/* Enum declaration for datatype to use for coprocessor values. */
|
96 |
|
|
typedef enum cptype_attr {
|
97 |
|
|
CPTYPE_CP_DATA_BUS_INT, CPTYPE_VECT, CPTYPE_V2SI, CPTYPE_V4HI
|
98 |
|
|
, CPTYPE_V8QI, CPTYPE_V2USI, CPTYPE_V4UHI, CPTYPE_V8UQI
|
99 |
|
|
} CPTYPE_ATTR;
|
100 |
|
|
|
101 |
|
|
/* Enum declaration for Insn's intrinsic returns void, or the first argument rather than (or in addition to) passing it.. */
|
102 |
|
|
typedef enum cret_attr {
|
103 |
|
|
CRET_VOID, CRET_FIRST, CRET_FIRSTCOPY
|
104 |
|
|
} CRET_ATTR;
|
105 |
|
|
|
106 |
24 |
jeremybenn |
/* Enum declaration for . */
|
107 |
|
|
typedef enum config_attr {
|
108 |
225 |
jeremybenn |
CONFIG_NONE, CONFIG_DEFAULT
|
109 |
24 |
jeremybenn |
} CONFIG_ATTR;
|
110 |
|
|
|
111 |
225 |
jeremybenn |
/* Enum declaration for slots for which this opcode is valid - c3, p0s, p0, p1. */
|
112 |
|
|
typedef enum slots_attr {
|
113 |
|
|
SLOTS_CORE, SLOTS_C3, SLOTS_P0S, SLOTS_P0
|
114 |
|
|
, SLOTS_P1
|
115 |
|
|
} SLOTS_ATTR;
|
116 |
|
|
|
117 |
24 |
jeremybenn |
/* Number of architecture variants. */
|
118 |
|
|
#define MAX_ISAS ((int) ISA_MAX)
|
119 |
|
|
#define MAX_MACHS ((int) MACH_MAX)
|
120 |
|
|
|
121 |
|
|
/* Ifield support. */
|
122 |
|
|
|
123 |
|
|
/* Ifield attribute indices. */
|
124 |
|
|
|
125 |
|
|
/* Enum declaration for cgen_ifld attrs. */
|
126 |
|
|
typedef enum cgen_ifld_attr {
|
127 |
|
|
CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED
|
128 |
|
|
, CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31
|
129 |
|
|
, CGEN_IFLD_MACH, CGEN_IFLD_ISA, CGEN_IFLD_END_NBOOLS
|
130 |
|
|
} CGEN_IFLD_ATTR;
|
131 |
|
|
|
132 |
|
|
/* Number of non-boolean elements in cgen_ifld_attr. */
|
133 |
|
|
#define CGEN_IFLD_NBOOL_ATTRS (CGEN_IFLD_END_NBOOLS - CGEN_IFLD_START_NBOOLS - 1)
|
134 |
|
|
|
135 |
|
|
/* cgen_ifld attribute accessor macros. */
|
136 |
|
|
#define CGEN_ATTR_CGEN_IFLD_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_IFLD_MACH-CGEN_IFLD_START_NBOOLS-1].nonbitset)
|
137 |
|
|
#define CGEN_ATTR_CGEN_IFLD_ISA_VALUE(attrs) ((attrs)->nonbool[CGEN_IFLD_ISA-CGEN_IFLD_START_NBOOLS-1].bitset)
|
138 |
|
|
#define CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE(attrs) (((attrs)->bool & (1 << CGEN_IFLD_VIRTUAL)) != 0)
|
139 |
|
|
#define CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE(attrs) (((attrs)->bool & (1 << CGEN_IFLD_PCREL_ADDR)) != 0)
|
140 |
|
|
#define CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE(attrs) (((attrs)->bool & (1 << CGEN_IFLD_ABS_ADDR)) != 0)
|
141 |
|
|
#define CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE(attrs) (((attrs)->bool & (1 << CGEN_IFLD_RESERVED)) != 0)
|
142 |
|
|
#define CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE(attrs) (((attrs)->bool & (1 << CGEN_IFLD_SIGN_OPT)) != 0)
|
143 |
|
|
#define CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE(attrs) (((attrs)->bool & (1 << CGEN_IFLD_SIGNED)) != 0)
|
144 |
|
|
|
145 |
|
|
/* Enum declaration for mep ifield types. */
|
146 |
|
|
typedef enum ifield_type {
|
147 |
|
|
MEP_F_NIL, MEP_F_ANYOF, MEP_F_MAJOR, MEP_F_RN
|
148 |
|
|
, MEP_F_RN3, MEP_F_RM, MEP_F_RL, MEP_F_SUB2
|
149 |
225 |
jeremybenn |
, MEP_F_SUB3, MEP_F_SUB4, MEP_F_EXT, MEP_F_EXT4
|
150 |
|
|
, MEP_F_EXT62, MEP_F_CRN, MEP_F_CSRN_HI, MEP_F_CSRN_LO
|
151 |
|
|
, MEP_F_CSRN, MEP_F_CRNX_HI, MEP_F_CRNX_LO, MEP_F_CRNX
|
152 |
|
|
, MEP_F_0, MEP_F_1, MEP_F_2, MEP_F_3
|
153 |
|
|
, MEP_F_4, MEP_F_5, MEP_F_6, MEP_F_7
|
154 |
|
|
, MEP_F_8, MEP_F_9, MEP_F_10, MEP_F_11
|
155 |
|
|
, MEP_F_12, MEP_F_13, MEP_F_14, MEP_F_15
|
156 |
|
|
, MEP_F_16, MEP_F_17, MEP_F_18, MEP_F_19
|
157 |
|
|
, MEP_F_20, MEP_F_21, MEP_F_22, MEP_F_23
|
158 |
|
|
, MEP_F_24, MEP_F_25, MEP_F_26, MEP_F_27
|
159 |
|
|
, MEP_F_28, MEP_F_29, MEP_F_30, MEP_F_31
|
160 |
|
|
, MEP_F_8S8A2, MEP_F_12S4A2, MEP_F_17S16A2, MEP_F_24S5A2N_HI
|
161 |
|
|
, MEP_F_24S5A2N_LO, MEP_F_24S5A2N, MEP_F_24U5A2N_HI, MEP_F_24U5A2N_LO
|
162 |
|
|
, MEP_F_24U5A2N, MEP_F_2U6, MEP_F_7U9, MEP_F_7U9A2
|
163 |
|
|
, MEP_F_7U9A4, MEP_F_16S16, MEP_F_2U10, MEP_F_3U5
|
164 |
|
|
, MEP_F_4U8, MEP_F_5U8, MEP_F_5U24, MEP_F_6S8
|
165 |
|
|
, MEP_F_8S8, MEP_F_16U16, MEP_F_12U16, MEP_F_3U29
|
166 |
|
|
, MEP_F_CDISP10, MEP_F_24U8A4N_HI, MEP_F_24U8A4N_LO, MEP_F_24U8A4N
|
167 |
|
|
, MEP_F_24U8N_HI, MEP_F_24U8N_LO, MEP_F_24U8N, MEP_F_24U4N_HI
|
168 |
|
|
, MEP_F_24U4N_LO, MEP_F_24U4N, MEP_F_CALLNUM, MEP_F_CCRN_HI
|
169 |
|
|
, MEP_F_CCRN_LO, MEP_F_CCRN, MEP_F_C5N4, MEP_F_C5N5
|
170 |
|
|
, MEP_F_C5N6, MEP_F_C5N7, MEP_F_RL5, MEP_F_12S20
|
171 |
|
|
, MEP_F_C5_RNM, MEP_F_C5_RM, MEP_F_C5_16U16, MEP_F_C5_RMUIMM20
|
172 |
|
|
, MEP_F_C5_RNMUIMM24, MEP_F_IVC2_2U4, MEP_F_IVC2_3U4, MEP_F_IVC2_8U4
|
173 |
|
|
, MEP_F_IVC2_8S4, MEP_F_IVC2_1U6, MEP_F_IVC2_2U6, MEP_F_IVC2_3U6
|
174 |
|
|
, MEP_F_IVC2_6U6, MEP_F_IVC2_5U7, MEP_F_IVC2_4U8, MEP_F_IVC2_3U9
|
175 |
|
|
, MEP_F_IVC2_5U16, MEP_F_IVC2_5U21, MEP_F_IVC2_5U26, MEP_F_IVC2_1U31
|
176 |
|
|
, MEP_F_IVC2_4U16, MEP_F_IVC2_4U20, MEP_F_IVC2_4U24, MEP_F_IVC2_4U28
|
177 |
|
|
, MEP_F_IVC2_2U0, MEP_F_IVC2_3U0, MEP_F_IVC2_4U0, MEP_F_IVC2_5U0
|
178 |
|
|
, MEP_F_IVC2_8U0, MEP_F_IVC2_8S0, MEP_F_IVC2_6U2, MEP_F_IVC2_5U3
|
179 |
|
|
, MEP_F_IVC2_4U4, MEP_F_IVC2_3U5, MEP_F_IVC2_5U8, MEP_F_IVC2_4U10
|
180 |
|
|
, MEP_F_IVC2_3U12, MEP_F_IVC2_5U13, MEP_F_IVC2_2U18, MEP_F_IVC2_5U18
|
181 |
|
|
, MEP_F_IVC2_8U20, MEP_F_IVC2_8S20, MEP_F_IVC2_5U23, MEP_F_IVC2_2U23
|
182 |
|
|
, MEP_F_IVC2_3U25, MEP_F_IVC2_IMM16P0, MEP_F_IVC2_SIMM16P0, MEP_F_IVC2_CCRN_C3HI
|
183 |
|
|
, MEP_F_IVC2_CCRN_C3LO, MEP_F_IVC2_CRN, MEP_F_IVC2_CRM, MEP_F_IVC2_CCRN_H1
|
184 |
|
|
, MEP_F_IVC2_CCRN_H2, MEP_F_IVC2_CCRN_LO, MEP_F_IVC2_CMOV1, MEP_F_IVC2_CMOV2
|
185 |
|
|
, MEP_F_IVC2_CMOV3, MEP_F_IVC2_CCRN_C3, MEP_F_IVC2_CCRN, MEP_F_IVC2_CRNX
|
186 |
|
|
, MEP_F_MAX
|
187 |
24 |
jeremybenn |
} IFIELD_TYPE;
|
188 |
|
|
|
189 |
|
|
#define MAX_IFLD ((int) MEP_F_MAX)
|
190 |
|
|
|
191 |
|
|
/* Hardware attribute indices. */
|
192 |
|
|
|
193 |
|
|
/* Enum declaration for cgen_hw attrs. */
|
194 |
|
|
typedef enum cgen_hw_attr {
|
195 |
|
|
CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE
|
196 |
|
|
, CGEN_HW_IS_FLOAT, CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH
|
197 |
|
|
, CGEN_HW_ISA, CGEN_HW_END_NBOOLS
|
198 |
|
|
} CGEN_HW_ATTR;
|
199 |
|
|
|
200 |
|
|
/* Number of non-boolean elements in cgen_hw_attr. */
|
201 |
|
|
#define CGEN_HW_NBOOL_ATTRS (CGEN_HW_END_NBOOLS - CGEN_HW_START_NBOOLS - 1)
|
202 |
|
|
|
203 |
|
|
/* cgen_hw attribute accessor macros. */
|
204 |
|
|
#define CGEN_ATTR_CGEN_HW_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_HW_MACH-CGEN_HW_START_NBOOLS-1].nonbitset)
|
205 |
|
|
#define CGEN_ATTR_CGEN_HW_ISA_VALUE(attrs) ((attrs)->nonbool[CGEN_HW_ISA-CGEN_HW_START_NBOOLS-1].bitset)
|
206 |
|
|
#define CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE(attrs) (((attrs)->bool & (1 << CGEN_HW_VIRTUAL)) != 0)
|
207 |
|
|
#define CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE(attrs) (((attrs)->bool & (1 << CGEN_HW_CACHE_ADDR)) != 0)
|
208 |
|
|
#define CGEN_ATTR_CGEN_HW_PC_VALUE(attrs) (((attrs)->bool & (1 << CGEN_HW_PC)) != 0)
|
209 |
|
|
#define CGEN_ATTR_CGEN_HW_PROFILE_VALUE(attrs) (((attrs)->bool & (1 << CGEN_HW_PROFILE)) != 0)
|
210 |
|
|
#define CGEN_ATTR_CGEN_HW_IS_FLOAT_VALUE(attrs) (((attrs)->bool & (1 << CGEN_HW_IS_FLOAT)) != 0)
|
211 |
|
|
|
212 |
|
|
/* Enum declaration for mep hardware types. */
|
213 |
|
|
typedef enum cgen_hw_type {
|
214 |
|
|
HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR
|
215 |
|
|
, HW_H_IADDR, HW_H_PC, HW_H_GPR, HW_H_CSR
|
216 |
225 |
jeremybenn |
, HW_H_CR64, HW_H_CR64_W, HW_H_CR, HW_H_CCR
|
217 |
|
|
, HW_H_CCR_W, HW_H_CR_IVC2, HW_H_CCR_IVC2, HW_MAX
|
218 |
24 |
jeremybenn |
} CGEN_HW_TYPE;
|
219 |
|
|
|
220 |
|
|
#define MAX_HW ((int) HW_MAX)
|
221 |
|
|
|
222 |
|
|
/* Operand attribute indices. */
|
223 |
|
|
|
224 |
|
|
/* Enum declaration for cgen_operand attrs. */
|
225 |
|
|
typedef enum cgen_operand_attr {
|
226 |
|
|
CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT
|
227 |
|
|
, CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY
|
228 |
|
|
, CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW, CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH
|
229 |
|
|
, CGEN_OPERAND_ISA, CGEN_OPERAND_CDATA, CGEN_OPERAND_ALIGN, CGEN_OPERAND_END_NBOOLS
|
230 |
|
|
} CGEN_OPERAND_ATTR;
|
231 |
|
|
|
232 |
|
|
/* Number of non-boolean elements in cgen_operand_attr. */
|
233 |
|
|
#define CGEN_OPERAND_NBOOL_ATTRS (CGEN_OPERAND_END_NBOOLS - CGEN_OPERAND_START_NBOOLS - 1)
|
234 |
|
|
|
235 |
|
|
/* cgen_operand attribute accessor macros. */
|
236 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_OPERAND_MACH-CGEN_OPERAND_START_NBOOLS-1].nonbitset)
|
237 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_ISA_VALUE(attrs) ((attrs)->nonbool[CGEN_OPERAND_ISA-CGEN_OPERAND_START_NBOOLS-1].bitset)
|
238 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_CDATA_VALUE(attrs) ((attrs)->nonbool[CGEN_OPERAND_CDATA-CGEN_OPERAND_START_NBOOLS-1].nonbitset)
|
239 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_ALIGN_VALUE(attrs) ((attrs)->nonbool[CGEN_OPERAND_ALIGN-CGEN_OPERAND_START_NBOOLS-1].nonbitset)
|
240 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_VIRTUAL)) != 0)
|
241 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_PCREL_ADDR)) != 0)
|
242 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_ABS_ADDR)) != 0)
|
243 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_SIGN_OPT)) != 0)
|
244 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_SIGNED)) != 0)
|
245 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_NEGATIVE)) != 0)
|
246 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_RELAX)) != 0)
|
247 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_SEM_ONLY)) != 0)
|
248 |
|
|
#define CGEN_ATTR_CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW_VALUE(attrs) (((attrs)->bool & (1 << CGEN_OPERAND_RELOC_IMPLIES_OVERFLOW)) != 0)
|
249 |
|
|
|
250 |
|
|
/* Enum declaration for mep operand types. */
|
251 |
|
|
typedef enum cgen_operand_type {
|
252 |
|
|
MEP_OPERAND_PC, MEP_OPERAND_R0, MEP_OPERAND_RN, MEP_OPERAND_RM
|
253 |
|
|
, MEP_OPERAND_RL, MEP_OPERAND_RN3, MEP_OPERAND_RMA, MEP_OPERAND_RNC
|
254 |
|
|
, MEP_OPERAND_RNUC, MEP_OPERAND_RNS, MEP_OPERAND_RNUS, MEP_OPERAND_RNL
|
255 |
|
|
, MEP_OPERAND_RNUL, MEP_OPERAND_RN3C, MEP_OPERAND_RN3UC, MEP_OPERAND_RN3S
|
256 |
|
|
, MEP_OPERAND_RN3US, MEP_OPERAND_RN3L, MEP_OPERAND_RN3UL, MEP_OPERAND_LP
|
257 |
|
|
, MEP_OPERAND_SAR, MEP_OPERAND_HI, MEP_OPERAND_LO, MEP_OPERAND_MB0
|
258 |
|
|
, MEP_OPERAND_ME0, MEP_OPERAND_MB1, MEP_OPERAND_ME1, MEP_OPERAND_PSW
|
259 |
|
|
, MEP_OPERAND_EPC, MEP_OPERAND_EXC, MEP_OPERAND_NPC, MEP_OPERAND_DBG
|
260 |
|
|
, MEP_OPERAND_DEPC, MEP_OPERAND_OPT, MEP_OPERAND_R1, MEP_OPERAND_TP
|
261 |
|
|
, MEP_OPERAND_SP, MEP_OPERAND_TPR, MEP_OPERAND_SPR, MEP_OPERAND_CSRN
|
262 |
|
|
, MEP_OPERAND_CSRN_IDX, MEP_OPERAND_CRN64, MEP_OPERAND_CRN, MEP_OPERAND_CRNX64
|
263 |
|
|
, MEP_OPERAND_CRNX, MEP_OPERAND_CCRN, MEP_OPERAND_CCCC, MEP_OPERAND_PCREL8A2
|
264 |
|
|
, MEP_OPERAND_PCREL12A2, MEP_OPERAND_PCREL17A2, MEP_OPERAND_PCREL24A2, MEP_OPERAND_PCABS24A2
|
265 |
|
|
, MEP_OPERAND_SDISP16, MEP_OPERAND_SIMM16, MEP_OPERAND_UIMM16, MEP_OPERAND_CODE16
|
266 |
|
|
, MEP_OPERAND_UDISP2, MEP_OPERAND_UIMM2, MEP_OPERAND_SIMM6, MEP_OPERAND_SIMM8
|
267 |
|
|
, MEP_OPERAND_ADDR24A4, MEP_OPERAND_CODE24, MEP_OPERAND_CALLNUM, MEP_OPERAND_UIMM3
|
268 |
|
|
, MEP_OPERAND_UIMM4, MEP_OPERAND_UIMM5, MEP_OPERAND_UDISP7, MEP_OPERAND_UDISP7A2
|
269 |
|
|
, MEP_OPERAND_UDISP7A4, MEP_OPERAND_UIMM7A4, MEP_OPERAND_UIMM24, MEP_OPERAND_CIMM4
|
270 |
225 |
jeremybenn |
, MEP_OPERAND_CIMM5, MEP_OPERAND_CDISP10, MEP_OPERAND_CDISP10A2, MEP_OPERAND_CDISP10A4
|
271 |
|
|
, MEP_OPERAND_CDISP10A8, MEP_OPERAND_ZERO, MEP_OPERAND_RL5, MEP_OPERAND_CDISP12
|
272 |
|
|
, MEP_OPERAND_C5RMUIMM20, MEP_OPERAND_C5RNMUIMM24, MEP_OPERAND_CP_FLAG, MEP_OPERAND_IVC2_CSAR0
|
273 |
|
|
, MEP_OPERAND_IVC2_CC, MEP_OPERAND_IVC2_COFR0, MEP_OPERAND_IVC2_COFR1, MEP_OPERAND_IVC2_COFA0
|
274 |
|
|
, MEP_OPERAND_IVC2_COFA1, MEP_OPERAND_IVC2_CSAR1, MEP_OPERAND_IVC2_ACC0_0, MEP_OPERAND_IVC2_ACC0_1
|
275 |
|
|
, MEP_OPERAND_IVC2_ACC0_2, MEP_OPERAND_IVC2_ACC0_3, MEP_OPERAND_IVC2_ACC0_4, MEP_OPERAND_IVC2_ACC0_5
|
276 |
|
|
, MEP_OPERAND_IVC2_ACC0_6, MEP_OPERAND_IVC2_ACC0_7, MEP_OPERAND_IVC2_ACC1_0, MEP_OPERAND_IVC2_ACC1_1
|
277 |
|
|
, MEP_OPERAND_IVC2_ACC1_2, MEP_OPERAND_IVC2_ACC1_3, MEP_OPERAND_IVC2_ACC1_4, MEP_OPERAND_IVC2_ACC1_5
|
278 |
|
|
, MEP_OPERAND_IVC2_ACC1_6, MEP_OPERAND_IVC2_ACC1_7, MEP_OPERAND_CROC, MEP_OPERAND_CRQC
|
279 |
|
|
, MEP_OPERAND_CRPC, MEP_OPERAND_IVC_X_6_1, MEP_OPERAND_IVC_X_6_2, MEP_OPERAND_IVC_X_6_3
|
280 |
|
|
, MEP_OPERAND_IMM3P4, MEP_OPERAND_IMM3P9, MEP_OPERAND_IMM4P8, MEP_OPERAND_IMM5P7
|
281 |
|
|
, MEP_OPERAND_IMM6P6, MEP_OPERAND_IMM8P4, MEP_OPERAND_SIMM8P4, MEP_OPERAND_IMM3P5
|
282 |
|
|
, MEP_OPERAND_IMM3P12, MEP_OPERAND_IMM4P4, MEP_OPERAND_IMM4P10, MEP_OPERAND_IMM5P8
|
283 |
|
|
, MEP_OPERAND_IMM5P3, MEP_OPERAND_IMM6P2, MEP_OPERAND_IMM5P23, MEP_OPERAND_IMM3P25
|
284 |
|
|
, MEP_OPERAND_IMM8P0, MEP_OPERAND_SIMM8P0, MEP_OPERAND_SIMM8P20, MEP_OPERAND_IMM8P20
|
285 |
|
|
, MEP_OPERAND_CROP, MEP_OPERAND_CRQP, MEP_OPERAND_CRPP, MEP_OPERAND_IVC_X_0_2
|
286 |
|
|
, MEP_OPERAND_IVC_X_0_3, MEP_OPERAND_IVC_X_0_4, MEP_OPERAND_IVC_X_0_5, MEP_OPERAND_IMM16P0
|
287 |
|
|
, MEP_OPERAND_SIMM16P0, MEP_OPERAND_IVC2RM, MEP_OPERAND_IVC2CRN, MEP_OPERAND_IVC2CCRN
|
288 |
|
|
, MEP_OPERAND_IVC2C3CCRN, MEP_OPERAND_MAX
|
289 |
24 |
jeremybenn |
} CGEN_OPERAND_TYPE;
|
290 |
|
|
|
291 |
|
|
/* Number of operands types. */
|
292 |
225 |
jeremybenn |
#define MAX_OPERANDS 145
|
293 |
24 |
jeremybenn |
|
294 |
|
|
/* Maximum number of operands referenced by any insn. */
|
295 |
|
|
#define MAX_OPERAND_INSTANCES 8
|
296 |
|
|
|
297 |
|
|
/* Insn attribute indices. */
|
298 |
|
|
|
299 |
|
|
/* Enum declaration for cgen_insn attrs. */
|
300 |
|
|
typedef enum cgen_insn_attr {
|
301 |
|
|
CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI
|
302 |
|
|
, CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED
|
303 |
|
|
, CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_OPTIONAL_BIT_INSN, CGEN_INSN_OPTIONAL_MUL_INSN
|
304 |
|
|
, CGEN_INSN_OPTIONAL_DIV_INSN, CGEN_INSN_OPTIONAL_DEBUG_INSN, CGEN_INSN_OPTIONAL_LDZ_INSN, CGEN_INSN_OPTIONAL_ABS_INSN
|
305 |
|
|
, CGEN_INSN_OPTIONAL_AVE_INSN, CGEN_INSN_OPTIONAL_MINMAX_INSN, CGEN_INSN_OPTIONAL_CLIP_INSN, CGEN_INSN_OPTIONAL_SAT_INSN
|
306 |
|
|
, CGEN_INSN_OPTIONAL_UCI_INSN, CGEN_INSN_OPTIONAL_DSP_INSN, CGEN_INSN_OPTIONAL_CP_INSN, CGEN_INSN_OPTIONAL_CP64_INSN
|
307 |
|
|
, CGEN_INSN_OPTIONAL_VLIW64, CGEN_INSN_MAY_TRAP, CGEN_INSN_VLIW_ALONE, CGEN_INSN_VLIW_NO_CORE_NOP
|
308 |
|
|
, CGEN_INSN_VLIW_NO_COP_NOP, CGEN_INSN_VLIW64_NO_MATCHING_NOP, CGEN_INSN_VLIW32_NO_MATCHING_NOP, CGEN_INSN_VOLATILE
|
309 |
|
|
, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31, CGEN_INSN_MACH, CGEN_INSN_ISA
|
310 |
225 |
jeremybenn |
, CGEN_INSN_CPTYPE, CGEN_INSN_CRET, CGEN_INSN_LATENCY, CGEN_INSN_CONFIG
|
311 |
|
|
, CGEN_INSN_SLOTS, CGEN_INSN_END_NBOOLS
|
312 |
24 |
jeremybenn |
} CGEN_INSN_ATTR;
|
313 |
|
|
|
314 |
|
|
/* Number of non-boolean elements in cgen_insn_attr. */
|
315 |
|
|
#define CGEN_INSN_NBOOL_ATTRS (CGEN_INSN_END_NBOOLS - CGEN_INSN_START_NBOOLS - 1)
|
316 |
|
|
|
317 |
|
|
/* cgen_insn attribute accessor macros. */
|
318 |
|
|
#define CGEN_ATTR_CGEN_INSN_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_MACH-CGEN_INSN_START_NBOOLS-1].nonbitset)
|
319 |
|
|
#define CGEN_ATTR_CGEN_INSN_ISA_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_ISA-CGEN_INSN_START_NBOOLS-1].bitset)
|
320 |
225 |
jeremybenn |
#define CGEN_ATTR_CGEN_INSN_CPTYPE_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_CPTYPE-CGEN_INSN_START_NBOOLS-1].nonbitset)
|
321 |
|
|
#define CGEN_ATTR_CGEN_INSN_CRET_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_CRET-CGEN_INSN_START_NBOOLS-1].nonbitset)
|
322 |
24 |
jeremybenn |
#define CGEN_ATTR_CGEN_INSN_LATENCY_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_LATENCY-CGEN_INSN_START_NBOOLS-1].nonbitset)
|
323 |
|
|
#define CGEN_ATTR_CGEN_INSN_CONFIG_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_CONFIG-CGEN_INSN_START_NBOOLS-1].nonbitset)
|
324 |
225 |
jeremybenn |
#define CGEN_ATTR_CGEN_INSN_SLOTS_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_SLOTS-CGEN_INSN_START_NBOOLS-1].nonbitset)
|
325 |
24 |
jeremybenn |
#define CGEN_ATTR_CGEN_INSN_ALIAS_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_ALIAS)) != 0)
|
326 |
|
|
#define CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_VIRTUAL)) != 0)
|
327 |
|
|
#define CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_UNCOND_CTI)) != 0)
|
328 |
|
|
#define CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_COND_CTI)) != 0)
|
329 |
|
|
#define CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_SKIP_CTI)) != 0)
|
330 |
|
|
#define CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_DELAY_SLOT)) != 0)
|
331 |
|
|
#define CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_RELAXABLE)) != 0)
|
332 |
|
|
#define CGEN_ATTR_CGEN_INSN_RELAXED_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_RELAXED)) != 0)
|
333 |
|
|
#define CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_NO_DIS)) != 0)
|
334 |
|
|
#define CGEN_ATTR_CGEN_INSN_PBB_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_PBB)) != 0)
|
335 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_BIT_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_BIT_INSN)) != 0)
|
336 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_MUL_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_MUL_INSN)) != 0)
|
337 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_DIV_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_DIV_INSN)) != 0)
|
338 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_DEBUG_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_DEBUG_INSN)) != 0)
|
339 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_LDZ_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_LDZ_INSN)) != 0)
|
340 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_ABS_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_ABS_INSN)) != 0)
|
341 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_AVE_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_AVE_INSN)) != 0)
|
342 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_MINMAX_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_MINMAX_INSN)) != 0)
|
343 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_CLIP_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_CLIP_INSN)) != 0)
|
344 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_SAT_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_SAT_INSN)) != 0)
|
345 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_UCI_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_UCI_INSN)) != 0)
|
346 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_DSP_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_DSP_INSN)) != 0)
|
347 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_CP_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_CP_INSN)) != 0)
|
348 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_CP64_INSN_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_CP64_INSN)) != 0)
|
349 |
|
|
#define CGEN_ATTR_CGEN_INSN_OPTIONAL_VLIW64_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_OPTIONAL_VLIW64)) != 0)
|
350 |
|
|
#define CGEN_ATTR_CGEN_INSN_MAY_TRAP_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_MAY_TRAP)) != 0)
|
351 |
|
|
#define CGEN_ATTR_CGEN_INSN_VLIW_ALONE_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_VLIW_ALONE)) != 0)
|
352 |
|
|
#define CGEN_ATTR_CGEN_INSN_VLIW_NO_CORE_NOP_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_VLIW_NO_CORE_NOP)) != 0)
|
353 |
|
|
#define CGEN_ATTR_CGEN_INSN_VLIW_NO_COP_NOP_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_VLIW_NO_COP_NOP)) != 0)
|
354 |
|
|
#define CGEN_ATTR_CGEN_INSN_VLIW64_NO_MATCHING_NOP_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_VLIW64_NO_MATCHING_NOP)) != 0)
|
355 |
|
|
#define CGEN_ATTR_CGEN_INSN_VLIW32_NO_MATCHING_NOP_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_VLIW32_NO_MATCHING_NOP)) != 0)
|
356 |
|
|
#define CGEN_ATTR_CGEN_INSN_VOLATILE_VALUE(attrs) (((attrs)->bool & (1 << CGEN_INSN_VOLATILE)) != 0)
|
357 |
|
|
|
358 |
|
|
/* cgen.h uses things we just defined. */
|
359 |
|
|
#include "opcode/cgen.h"
|
360 |
|
|
|
361 |
|
|
extern const struct cgen_ifld mep_cgen_ifld_table[];
|
362 |
|
|
|
363 |
|
|
/* Attributes. */
|
364 |
|
|
extern const CGEN_ATTR_TABLE mep_cgen_hardware_attr_table[];
|
365 |
|
|
extern const CGEN_ATTR_TABLE mep_cgen_ifield_attr_table[];
|
366 |
|
|
extern const CGEN_ATTR_TABLE mep_cgen_operand_attr_table[];
|
367 |
|
|
extern const CGEN_ATTR_TABLE mep_cgen_insn_attr_table[];
|
368 |
|
|
|
369 |
|
|
/* Hardware decls. */
|
370 |
|
|
|
371 |
|
|
extern CGEN_KEYWORD mep_cgen_opval_h_gpr;
|
372 |
|
|
extern CGEN_KEYWORD mep_cgen_opval_h_csr;
|
373 |
|
|
extern CGEN_KEYWORD mep_cgen_opval_h_cr64;
|
374 |
|
|
extern CGEN_KEYWORD mep_cgen_opval_h_cr;
|
375 |
|
|
extern CGEN_KEYWORD mep_cgen_opval_h_ccr;
|
376 |
225 |
jeremybenn |
extern CGEN_KEYWORD mep_cgen_opval_h_cr_ivc2;
|
377 |
|
|
extern CGEN_KEYWORD mep_cgen_opval_h_ccr_ivc2;
|
378 |
24 |
jeremybenn |
|
379 |
|
|
extern const CGEN_HW_ENTRY mep_cgen_hw_table[];
|
380 |
|
|
|
381 |
|
|
|
382 |
|
|
|
383 |
|
|
#endif /* MEP_CPU_H */
|