URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
24 |
jeremybenn |
#include <stdio.h>
|
2 |
|
|
#include "sis.h"
|
3 |
|
|
|
4 |
|
|
void
|
5 |
|
|
usage()
|
6 |
|
|
{
|
7 |
|
|
|
8 |
|
|
printf("usage: sis [-uart1 uart_device1] [-uart2 uart_device2]\n");
|
9 |
|
|
printf("[-nfp] [-freq frequency] [-c batch_file] [files]\n");
|
10 |
|
|
printf("[-sparclite] [-dumbio]\n");
|
11 |
|
|
}
|
12 |
|
|
|
13 |
|
|
void
|
14 |
|
|
gen_help()
|
15 |
|
|
{
|
16 |
|
|
|
17 |
|
|
printf("\n batch <file> execute a batch file of SIS commands\n");
|
18 |
|
|
printf(" +bp <addr> add a breakpoint at <addr>\n");
|
19 |
|
|
printf(" -bp <num> delete breakpoint <num>\n");
|
20 |
|
|
printf(" bp print all breakpoints\n");
|
21 |
|
|
printf(" cont [icnt] continue execution for [icnt] instructions\n");
|
22 |
|
|
printf(" deb <level> set debug level\n");
|
23 |
|
|
printf(" dis [addr] [count] disassemble [count] instructions at address [addr]\n");
|
24 |
|
|
printf(" echo <string> print <string> to the simulator window\n");
|
25 |
|
|
#ifdef ERRINJ
|
26 |
|
|
printf(" error <period> inject error traps in IU and FPU\n");
|
27 |
|
|
#endif
|
28 |
|
|
printf(" float print the FPU registers\n");
|
29 |
|
|
printf(" go <addr> [icnt] start execution at <addr> for [icnt] instructions\n");
|
30 |
|
|
printf(" hist [trace_length] enable/show trace history\n");
|
31 |
|
|
printf(" load <file_name> load a file into simulator memory\n");
|
32 |
|
|
printf(" mem [addr] [count] display memory at [addr] for [count] bytes\n");
|
33 |
|
|
printf(" quit exit the simulator\n");
|
34 |
|
|
printf(" perf [reset] show/reset performance statistics\n");
|
35 |
|
|
printf(" reg [w<0-7>] show integer registers (or windows, eg 're w2')\n");
|
36 |
|
|
printf(" run [inst_count] reset and start execution for [icnt] instruction\n");
|
37 |
|
|
printf(" step single step\n");
|
38 |
|
|
printf(" tra [inst_count] trace [inst_count] instructions\n");
|
39 |
|
|
printf("\n type Ctrl-C to interrupt execution\n\n");
|
40 |
|
|
}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.