OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [frv/] [arch.c] - Blame information for rev 205

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* Simulator support for frv.
2
 
3
THIS FILE IS MACHINE GENERATED WITH CGEN.
4
 
5
Copyright 1996-2005 Free Software Foundation, Inc.
6
 
7
This file is part of the GNU simulators.
8
 
9
This program is free software; you can redistribute it and/or modify
10
it under the terms of the GNU General Public License as published by
11
the Free Software Foundation; either version 3 of the License, or
12
(at your option) any later version.
13
 
14
This program is distributed in the hope that it will be useful,
15
but WITHOUT ANY WARRANTY; without even the implied warranty of
16
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
GNU General Public License for more details.
18
 
19
You should have received a copy of the GNU General Public License
20
along with this program.  If not, see <http://www.gnu.org/licenses/>.
21
 
22
*/
23
 
24
#include "sim-main.h"
25
#include "bfd.h"
26
 
27
const MACH *sim_machs[] =
28
{
29
#ifdef HAVE_CPU_FRVBF
30
  & frv_mach,
31
#endif
32
#ifdef HAVE_CPU_FRVBF
33
  & fr550_mach,
34
#endif
35
#ifdef HAVE_CPU_FRVBF
36
  & fr500_mach,
37
#endif
38
#ifdef HAVE_CPU_FRVBF
39
  & tomcat_mach,
40
#endif
41
#ifdef HAVE_CPU_FRVBF
42
  & fr400_mach,
43
#endif
44
#ifdef HAVE_CPU_FRVBF
45
  & fr450_mach,
46
#endif
47
#ifdef HAVE_CPU_FRVBF
48
  & simple_mach,
49
#endif
50
 
51
};
52
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.