OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [m32c/] [int.c] - Blame information for rev 247

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* int.c --- M32C interrupt handling.
2
 
3
Copyright (C) 2005, 2007, 2008 Free Software Foundation, Inc.
4
Contributed by Red Hat, Inc.
5
 
6
This file is part of the GNU simulators.
7
 
8
This program is free software; you can redistribute it and/or modify
9
it under the terms of the GNU General Public License as published by
10
the Free Software Foundation; either version 3 of the License, or
11
(at your option) any later version.
12
 
13
This program is distributed in the hope that it will be useful,
14
but WITHOUT ANY WARRANTY; without even the implied warranty of
15
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
GNU General Public License for more details.
17
 
18
You should have received a copy of the GNU General Public License
19
along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
20
 
21
 
22
#include "int.h"
23
#include "cpu.h"
24
#include "mem.h"
25
 
26
void
27
trigger_fixed_interrupt (int addr)
28
{
29
  int s = get_reg (sp);
30
  int f = get_reg (flags);
31
  int p = get_reg (pc);
32
 
33
  if (A16)
34
    {
35
      s -= 4;
36
      put_reg (sp, s);
37
      mem_put_hi (s, p);
38
      mem_put_qi (s + 2, f);
39
      mem_put_qi (s + 3, ((f >> 4) & 0x0f) | (p >> 16));
40
    }
41
  else
42
    {
43
      s -= 6;
44
      put_reg (sp, s);
45
      mem_put_si (s, p);
46
      mem_put_hi (s + 4, f);
47
    }
48
  put_reg (pc, mem_get_psi (addr));
49
  set_flags (FLAGBIT_U | FLAGBIT_I | FLAGBIT_D, 0);
50
}
51
 
52
void
53
trigger_based_interrupt (int vector)
54
{
55
  int addr = get_reg (intb) + vector * 4;
56
  if (vector <= 31)
57
    set_flags (FLAGBIT_U, 0);
58
  trigger_fixed_interrupt (addr);
59
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.