OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [m32c/] [sample.ld] - Blame information for rev 294

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* sample2.ld --- linker script for sample2.x
2
 
3
Copyright (C) 2005, 2007, 2008 Free Software Foundation, Inc.
4
Contributed by Red Hat, Inc.
5
 
6
This file is part of the GNU simulators.
7
 
8
This program is free software; you can redistribute it and/or modify
9
it under the terms of the GNU General Public License as published by
10
the Free Software Foundation; either version 3 of the License, or
11
(at your option) any later version.
12
 
13
This program is distributed in the hope that it will be useful,
14
but WITHOUT ANY WARRANTY; without even the implied warranty of
15
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
GNU General Public License for more details.
17
 
18
You should have received a copy of the GNU General Public License
19
along with this program.  If not, see .  */
20
 
21
/* See the 'sample2.x' target in Makefile.in.  */
22
 
23
ENTRY(_start)
24
 
25
MEMORY {
26
        RAM1 (w) : ORIGIN = 0xc800, LENGTH = 0x0200
27
        RAM2 (w) : ORIGIN = 0xca56, LENGTH = 0x1000
28
        ROM  (w) : ORIGIN = 0x30000, LENGTH = 0x1000
29
}
30
 
31
SECTIONS {
32
        .data : {
33
                *(.data*)
34
        } > RAM1
35
        .text : {
36
                *(.text*)
37
        } > RAM2
38
        .fardata : {
39
                *(.fardata*)
40
        } > ROM
41
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.