Subversion Repositories openrisc_me

/* Main simulator entry points specific to the M32R.

   Copyright (C) 1996, 1997, 1998, 1999, 2003, 2007, 2008

   Free Software Foundation, Inc.

   Contributed by Cygnus Support.

   This file is part of GDB, the GNU debugger.

   This program is free software; you can redistribute it and/or modify

   it under the terms of the GNU General Public License as published by

   the Free Software Foundation; either version 3 of the License, or

   (at your option) any later version.

   This program is distributed in the hope that it will be useful,

   but WITHOUT ANY WARRANTY; without even the implied warranty of

   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License

   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */

#include "sim-main.h"

#include "sim-options.h"

#include "libiberty.h"

#include "bfd.h"

#ifdef HAVE_STRING_H

#include <string.h>

#else

#ifdef HAVE_STRINGS_H

#include <strings.h>

#endif

#endif

#ifdef HAVE_STDLIB_H

#include <stdlib.h>

#endif

static void free_state (SIM_DESC);

static void print_m32r_misc_cpu (SIM_CPU *cpu, int verbose);

/* Records simulator descriptor so utilities like m32r_dump_regs can be

   called from gdb.  */

SIM_DESC current_state;

/* Cover function of sim_state_free to free the cpu buffers as well.  */

static void

free_state (SIM_DESC sd)

{

  if (STATE_MODULES (sd) != NULL)

    sim_module_uninstall (sd);

  sim_cpu_free_all (sd);

  sim_state_free (sd);

}

/* Create an instance of the simulator.  */

SIM_DESC

sim_open (kind, callback, abfd, argv)

     SIM_OPEN_KIND kind;

     host_callback *callback;

     struct bfd *abfd;

     char **argv;

{

  SIM_DESC sd = sim_state_alloc (kind, callback);

  char c;

  int i;

  /* The cpu data is kept in a separately allocated chunk of memory.  */

  if (sim_cpu_alloc_all (sd, 1, cgen_cpu_max_extra_bytes ()) != SIM_RC_OK)

    {

      free_state (sd);

      return 0;

    }

#if 0 /* FIXME: pc is in mach-specific struct */

  /* FIXME: watchpoints code shouldn't need this */

  {

    SIM_CPU *current_cpu = STATE_CPU (sd, 0);

    STATE_WATCHPOINTS (sd)->pc = &(PC);

    STATE_WATCHPOINTS (sd)->sizeof_pc = sizeof (PC);

  }

#endif

  if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK)

    {

      free_state (sd);

      return 0;

    }

#ifdef HAVE_DV_SOCKSER /* FIXME: was done differently before */

  if (dv_sockser_install (sd) != SIM_RC_OK)

    {

      free_state (sd);

      return 0;

    }

#endif

#if 0 /* FIXME: 'twould be nice if we could do this */

  /* These options override any module options.

     Obviously ambiguity should be avoided, however the caller may wish to

     augment the meaning of an option.  */

  if (extra_options != NULL)

    sim_add_option_table (sd, extra_options);

#endif

  /* getopt will print the error message so we just have to exit if this fails.

     FIXME: Hmmm...  in the case of gdb we need getopt to call

     print_filtered.  */

  if (sim_parse_args (sd, argv) != SIM_RC_OK)

    {

      free_state (sd);

      return 0;

    }

  /* Allocate a handler for the control registers and other devices

     if no memory for that range has been allocated by the user.

     All are allocated in one chunk to keep things from being

     unnecessarily complicated.  */

  if (sim_core_read_buffer (sd, NULL, read_map, &c, M32R_DEVICE_ADDR, 1) == 0)

    sim_core_attach (sd, NULL,

                     access_read_write,

                     M32R_DEVICE_ADDR, M32R_DEVICE_LEN /*nr_bytes*/,

                     &m32r_devices,

                     NULL /*buffer*/);

  /* Allocate core managed memory if none specified by user.

     Use address 4 here in case the user wanted address 0 unmapped.  */

  if (sim_core_read_buffer (sd, NULL, read_map, &c, 4, 1) == 0)

    sim_do_commandf (sd, "memory region 0,0x%x", M32R_DEFAULT_MEM_SIZE);

  /* check for/establish the reference program image */

  if (sim_analyze_program (sd,

                           (STATE_PROG_ARGV (sd) != NULL

                            ? *STATE_PROG_ARGV (sd)

                            : NULL),

                           abfd) != SIM_RC_OK)

    {

      free_state (sd);

      return 0;

    }

  /* Establish any remaining configuration options.  */

  if (sim_config (sd) != SIM_RC_OK)

    {

      free_state (sd);

      return 0;

    }

  if (sim_post_argv_init (sd) != SIM_RC_OK)

    {

      free_state (sd);

      return 0;

    }

  /* Open a copy of the cpu descriptor table.  */

  {

    CGEN_CPU_DESC cd = m32r_cgen_cpu_open_1 (STATE_ARCHITECTURE (sd)->printable_name,

                                             CGEN_ENDIAN_BIG);

    for (i = 0; i < MAX_NR_PROCESSORS; ++i)

      {

        SIM_CPU *cpu = STATE_CPU (sd, i);

        CPU_CPU_DESC (cpu) = cd;

        CPU_DISASSEMBLER (cpu) = sim_cgen_disassemble_insn;

      }

    m32r_cgen_init_dis (cd);

  }

  /* Initialize various cgen things not done by common framework.

     Must be done after m32r_cgen_cpu_open.  */

  cgen_init (sd);

  for (c = 0; c < MAX_NR_PROCESSORS; ++c)

    {

      /* Only needed for profiling, but the structure member is small.  */

      memset (CPU_M32R_MISC_PROFILE (STATE_CPU (sd, i)), 0,

              sizeof (* CPU_M32R_MISC_PROFILE (STATE_CPU (sd, i))));

      /* Hook in callback for reporting these stats */

      PROFILE_INFO_CPU_CALLBACK (CPU_PROFILE_DATA (STATE_CPU (sd, i)))

        = print_m32r_misc_cpu;

    }

  /* Store in a global so things like sparc32_dump_regs can be invoked

     from the gdb command line.  */

  current_state = sd;

  return sd;

}

void

sim_close (sd, quitting)

     SIM_DESC sd;

     int quitting;

{

  m32r_cgen_cpu_close (CPU_CPU_DESC (STATE_CPU (sd, 0)));

  sim_module_uninstall (sd);

}

SIM_RC

sim_create_inferior (sd, abfd, argv, envp)

     SIM_DESC sd;

     struct bfd *abfd;

     char **argv;

     char **envp;

{

  SIM_CPU *current_cpu = STATE_CPU (sd, 0);

  SIM_ADDR addr;

  if (abfd != NULL)

    addr = bfd_get_start_address (abfd);

  else

    addr = 0;

  sim_pc_set (current_cpu, addr);

#ifdef M32R_LINUX

  m32rbf_h_cr_set (current_cpu,

                    m32r_decode_gdb_ctrl_regnum(SPI_REGNUM), 0x1f00000);

  m32rbf_h_cr_set (current_cpu,

                    m32r_decode_gdb_ctrl_regnum(SPU_REGNUM), 0x1f00000);

#endif

#if 0

  STATE_ARGV (sd) = sim_copy_argv (argv);

  STATE_ENVP (sd) = sim_copy_argv (envp);

#endif

  return SIM_RC_OK;

}

/* PROFILE_CPU_CALLBACK */

static void

print_m32r_misc_cpu (SIM_CPU *cpu, int verbose)

{

  SIM_DESC sd = CPU_STATE (cpu);

  char buf[20];

  if (CPU_PROFILE_FLAGS (cpu) [PROFILE_INSN_IDX])

    {

      sim_io_printf (sd, "Miscellaneous Statistics\n\n");

      sim_io_printf (sd, "  %-*s %s\n\n",

                     PROFILE_LABEL_WIDTH, "Fill nops:",

                     sim_add_commas (buf, sizeof (buf),

                                     CPU_M32R_MISC_PROFILE (cpu)->fillnop_count));

      if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_m32rx)

        sim_io_printf (sd, "  %-*s %s\n\n",

                       PROFILE_LABEL_WIDTH, "Parallel insns:",

                       sim_add_commas (buf, sizeof (buf),

                                       CPU_M32R_MISC_PROFILE (cpu)->parallel_count));

      if (STATE_ARCHITECTURE (sd)->mach == bfd_mach_m32r2)

        sim_io_printf (sd, "  %-*s %s\n\n",

                       PROFILE_LABEL_WIDTH, "Parallel insns:",

                       sim_add_commas (buf, sizeof (buf),

                                       CPU_M32R_MISC_PROFILE (cpu)->parallel_count));

    }

}

void

sim_do_command (sd, cmd)

     SIM_DESC sd;

     char *cmd;

{

  char **argv;

  if (cmd == NULL)

    return;

  argv = buildargv (cmd);

  if (argv[0] != NULL

      && strcasecmp (argv[0], "info") == 0

      && argv[1] != NULL

      && strncasecmp (argv[1], "reg", 3) == 0)

    {

      SI val;

      /* We only support printing bbpsw,bbpc here as there is no equivalent

         functionality in gdb.  */

      if (argv[2] == NULL)

        sim_io_eprintf (sd, "Missing register in `%s'\n", cmd);

      else if (argv[3] != NULL)

        sim_io_eprintf (sd, "Too many arguments in `%s'\n", cmd);

      else if (strcasecmp (argv[2], "bbpsw") == 0)

        {

          val = m32rbf_h_cr_get (STATE_CPU (sd, 0), H_CR_BBPSW);

          sim_io_printf (sd, "bbpsw 0x%x %d\n", val, val);

        }

      else if (strcasecmp (argv[2], "bbpc") == 0)

        {

          val = m32rbf_h_cr_get (STATE_CPU (sd, 0), H_CR_BBPC);

          sim_io_printf (sd, "bbpc 0x%x %d\n", val, val);

        }

      else

        sim_io_eprintf (sd, "Printing of register `%s' not supported with `sim info'\n",

                        argv[2]);

    }

  else

    {

      if (sim_args_command (sd, cmd) != SIM_RC_OK)

        sim_io_eprintf (sd, "Unknown sim command `%s'\n", cmd);

    }

  freeargv (argv);

}