OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [mips/] [tconfig.in] - Blame information for rev 365

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* mips target configuration file.  */
2
 
3
/* See sim-hload.c.  We properly handle LMA.  */
4
#ifdef TARGET_TX3904
5
#define SIM_HANDLES_LMA 1
6
 
7
/* FIXME: This is unnecessarily necessary: */
8
#include "ansidecl.h"
9
#include "gdb/callback.h"
10
#include "gdb/remote-sim.h"
11
#include "sim-module.h"
12
 
13
MODULE_INSTALL_FN dv_sockser_install;
14
#define MODULE_LIST dv_sockser_install,
15
#else
16
#define SIM_HANDLES_LMA 0
17
#endif
18
 
19
/* Define this if the simulator supports profiling.
20
   See the mips simulator for an example.
21
   This enables the `-p foo' and `-s bar' options.
22
   The target is required to provide sim_set_profile{,_size}.  */
23
#define SIM_HAVE_PROFILE
24
 
25
/* Define this if the simulator uses an instruction cache.
26
   See the h8/300 simulator for an example.
27
   This enables the `-c size' option to set the size of the cache.
28
   The target is required to provide sim_set_simcache_size.  */
29
/* #define SIM_HAVE_SIMCACHE */
30
 
31
/* Define this if the target cpu is bi-endian
32
   and the simulator supports it.  */
33
#define SIM_HAVE_BIENDIAN
34
 
35
/* MIPS uses an unusual format for floating point quiet NaNs.  */
36
#define SIM_QUIET_NAN_NEGATED

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.