URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [d10v-elf/] [t-rie-xx.s] - Blame information for rev 298

Go to most recent revision | Details | Compare with Previous | View Log


.include "t-macros.i"
 
        start
 
        PSW_BITS = 0
        point_dmap_at_imem
        check_interrupt (VEC_RIE&DMAP_MASK)+DMAP_BASE PSW_BITS test_rie_xx
 
test_rie_xx:
        .short 0xe120, 0x0000  ;; Example of RIE code
        nop
        exit47

Line No.	Rev	Author	Line
1	24	jeremybenn	`.include "t-macros.i"`
2
3			`start`
4
5			`PSW_BITS = 0`
6			`point_dmap_at_imem`
7			`check_interrupt (VEC_RIE&DMAP_MASK)+DMAP_BASE PSW_BITS test_rie_xx`
8
9			`test_rie_xx:`
10			`.short 0xe120, 0x0000 ;; Example of RIE code`
11			`nop`
12			`exit47`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [d10v-elf/] [t-rie-xx.s] - Blame information for rev 298