OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [orr.cgs] - Blame information for rev 225

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# arm testcase for orr$cond${set-cc?} $rd,$rn,$imm12
2
# mach: unfinished
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global orr_imm
9
orr_imm:
10
        orr00 pc,pc,0
11
 
12
        pass
13
# arm testcase for orr$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
14
# mach: unfinished
15
 
16
        .include "testutils.inc"
17
 
18
        start
19
 
20
        .global orr_reg_imm_shift
21
orr_reg_imm_shift:
22
        orr00 pc,pc,pc,lsl 0
23
 
24
        pass
25
# arm testcase for orr$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
26
# mach: unfinished
27
 
28
        .include "testutils.inc"
29
 
30
        start
31
 
32
        .global orr_reg_reg_shift
33
orr_reg_reg_shift:
34
        orr00 pc,pc,pc,lsl pc
35
 
36
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.