OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [addcv32m.ms] - Blame information for rev 308

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# mach: crisv32
2
# output: 0\n0\n1\n0\n1\n1\n2\n1ffff\nfffffffe\ncc463bdc\n
3
 
4
 .include "testutils.inc"
5
 .data
6
x:
7
 .dword 0,0,2,-1,0xffff,-1,0x5432f789
8
 
9
 start
10
 move.d x,r5
11
 clearf cz
12
 moveq 0,r3
13
 addc [r5],r3
14
 test_cc 0 0 0 0
15
 dumpr3 ; 0
16
 
17
 setf z
18
 moveq 0,r3
19
 addc [r5],r3
20
 test_cc 0 1 0 0
21
 dumpr3 ; 0
22
 
23
 setf c
24
 moveq 0,r3
25
 addc [r5],r3
26
 test_cc 0 0 0 0
27
 dumpr3 ; 1
28
 
29
 clearf c
30
 moveq 0,r3
31
 addc [r5+],r3
32
 test_cc 0 0 0 0
33
 dumpr3 ; 0
34
 
35
 setf c
36
 moveq 0,r3
37
 addc [r5+],r3
38
 test_cc 0 0 0 0
39
 dumpr3 ; 1
40
 
41
 clearf c
42
 moveq -1,r3
43
 addc [r5+],r3
44
 test_cc 0 0 0 1
45
 dumpr3 ; 1+c
46
 
47
 moveq 2,r3
48
 addc [r5],r3
49
 moveq 4,r6
50
 addi r6.b,r5
51
 test_cc 0 0 0 1
52
 dumpr3 ; 2+c
53
 
54
 move.d 0xffff,r3
55
 addc [r5+],r3
56
 test_cc 0 0 0 0
57
 dumpr3 ; 1ffff
58
 
59
 moveq -1,r3
60
 addc [r5+],r3
61
 test_cc 1 0 0 1
62
 dumpr3 ; fffffffe+c
63
 
64
 move.d 0x78134452,r3
65
 addc [r5+],r3
66
 test_cc 1 0 1 0
67
 dumpr3 ; cc463bdc
68
 
69
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.