OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [lapc.ms] - Blame information for rev 407

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# mach: crisv32
2 
# output: 0\n0\nfffffffa\nfffffffe\nffffffda\n1e\n1e\n0\n
3 
 
4 
 .include "testutils.inc"
5 
 
6 
; To accommodate dumpr3 with more than one instruction, keep it
7 
; out of lapc operand ranges and difference calculations.
8 
 
9 
 start
10 
 lapc.d 0f,r3
11 
0:
12 
 sub.d .,r3
13 
 dumpr3 ; 0
14 
 
15 
 lapcq 0f,r3
16 
0:
17 
 sub.d .,r3
18 
 dumpr3 ; 0
19 
 
20 
 lapc.d .,r3
21 
 sub.d .,r3
22 
 dumpr3 ; fffffffa
23 
 
24 
 lapcq .,r3
25 
 sub.d .,r3
26 
 dumpr3 ; fffffffe
27 
 
28 
0:
29 
 .rept 16
30 
 nop
31 
 .endr
32 
 lapc.d 0b,r3
33 
 sub.d .,r3
34 
 dumpr3 ; ffffffda
35 
 
36 
 setf zcvn
37 
 lapc.d 0f,r3
38 
 test_cc 1 1 1 1
39 
 sub.d .,r3
40 
 nop
41 
 nop
42 
 nop
43 
 nop
44 
 nop
45 
 nop
46 
 nop
47 
 nop
48 
 nop
49 
 nop
50 
 nop
51 
 nop
52 
0:
53 
 dumpr3 ; 1e
54 
0:
55 
 lapcq 0f,r3
56 
 sub.d 0b,r3
57 
 nop
58 
 nop
59 
 nop
60 
 nop
61 
 nop
62 
 nop
63 
 nop
64 
 nop
65 
 nop
66 
 nop
67 
 nop
68 
0:
69 
 dumpr3 ; 1e
70 
 clearf cn
71 
 setf zv
72 
1:
73 
 lapcq .,r3
74 
 test_cc 0 1 1 0
75 
 sub.d 1b,r3
76 
 dumpr3 ; 0
77 
 
78 
 quit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.