URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movesmp.ms] - Blame information for rev 438

Go to most recent revision | Details | Compare with Previous | View Log


# mach: crisv3 crisv8 crisv10
# output: bed0bed1\nabedab0d\nbed0bed1\n
 
# Test that move to and from special register and memory clears the
# "prefixed" bit.
 
 .include "testutils.inc"
 .data
w:
 .dword 0
y:
 .dword 0xbed0bed1
z:
 .dword 0xabedab0d
 
 start
x:
 move.d y,r3
 clear.d [w]
 move.d [r3],r3
 dumpr3 ; bed0bed1
 move.d z,r3
 move [w+4],srp
 move.d [r3],r3
 dumpr3 ; abedab0d
 move srp,r3
 dumpr3 ; bed0bed1
 quit

Line No.	Rev	Author	Line
1	24	jeremybenn	`# mach: crisv3 crisv8 crisv10`
2			`# output: bed0bed1\nabedab0d\nbed0bed1\n`
3
4			`# Test that move to and from special register and memory clears the`
5			`# "prefixed" bit.`
6
7			`.include "testutils.inc"`
8			`.data`
9			`w:`
10			`.dword 0`
11			`y:`
12			`.dword 0xbed0bed1`
13			`z:`
14			`.dword 0xabedab0d`
15
16			`start`
17			`x:`
18			`move.d y,r3`
19			`clear.d [w]`
20			`move.d [r3],r3`
21			`dumpr3 ; bed0bed1`
22			`move.d z,r3`
23			`move [w+4],srp`
24			`move.d [r3],r3`
25			`dumpr3 ; abedab0d`
26			`move srp,r3`
27			`dumpr3 ; bed0bed1`
28			`quit`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movesmp.ms] - Blame information for rev 438